

WIDEBAND, LOW NOISE, LOW DISTORTION FULLY DIFFERENTIAL AMPLIFIER WITH RAIL-TO-RAIL OUTPUTS

- **Fully Differential Architecture With Rail-to-Rail** The THS4520 is a wideband, fully differential
-
-
-
-
-
- HD₂: -115 dBc at 100 kHz, $V_{OD} = 8 V_{PP}$
- HD₃: -123 dBc at 100 kHz, $V_{OD} = 8 V_{PP}$
-
-
- - **Voltage: 3.3 V (**±**1.65 V) to 5 V (**±**2.5 V)**
	-
-

APPLICATIONS

- **5-V and 3.3-V Data Acquisition Systems** acquisition systems.
-
-
-
- **Voice Processing Systems**

RELATED PRODUCTS

FEATURES DESCRIPTION

operational amplifier designed for 5-V data **Centered Input Common-mode Range acquisition** systems. It has very low noise at 2 nV/√Hz, and low harmonic distortion of –115 dBc **Minimum Gain of 1 V/V (0 dB)** \angle HV/vHz, and low namionic distortion of -113 dBc
HD₂ and -123 dBc HD₃ at 100 kHz with 8 V_{PP}, and
 \angle H₂ and \angle H₂ and The slew rate is 570 V/us and with a 1-kΩ load. The slew rate is 570 V/μs, and with a **Slew Rate: 570 V/us** settling time of 7 ns to 0.1% (2-V step), it is ideal for data acquisition applications. It is designed for unity • **0.1% Settling Time: 7 ns** gain stability.

To allow for dc coupling to ADCs, its unique output **: –123 dBc at 100 kHz, VOD = 8 VPP** common-mode control circuit maintains the output common-mode voltage within 0.25 mV offset (typical) • **Output Common-Mode Control** from the set voltage. The common-mode set point **Power Supply:**
• **Power Supply:** etc. which • **Power Supply:** may be over-driven from an external source.

The input and output are optimized for best **– Current: 14.2 mA** performance with their common-mode voltages set to mid-supply. Along with high performance at low power supply voltage, this makes for extremely high performance single supply 5-V and 3.3-V data

High Linearity ADC Amplifier The THS4520 is offered in a Quad 16-pin leadless • **Wireless Communication** QFN package (RGT), and is characterized for **Test and Measurement Test and Measurement 1988 1988 1989** from -40° C to 85 $^{\circ}$ C.

Measured HD2/HD3 for $G = -1$, $V_{OD} = 8$ V_{PP} , R_L = 1 KΩ (circuit shown on the left)

ÆÑ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[THS4520](http://focus.ti.com/docs/prod/folders/print/ths4520.html)

SLOS503B–SEPTEMBER 2006–REVISED JULY 2007

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

(1) The THS4520 incorporates a (QFN) exposed thermal pad on the underside of the chip. See TI technical brief [SLMA002](http://www-s.ti.com/sc/techlit/SLMA002) and [SLMA004](http://www-s.ti.com/sc/techlit/SLMA004) for more information about utilizing the QFN thermally enhanced package.

DISSIPATION RATINGS TABLE PER PACKAGE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

DEVICE INFORMATION

TERMINAL FUNCTIONS

SPECIFICATIONS; $V_{S+} - V_{S-} = 5 V$:

Test conditions unless otherwise noted: V_{S+} = +2.5 V, V_{S-} = -2.5 V, G = 0 dB, CM = open, V_O = 2 V_{PP}, R_F = 499 Ω, R_L = 200 Ω Differential, T_A = 25°C Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply

(1) Test levels: **(A)** 100% tested at 25°C. Overtemperature limits by characterization and simulation. **(B)** Limits set by characterization and simulation. **(C)** Typical value only for information.

(2) For additional information, see the Typical Characteristics section and the Apllications section.

(3) Data collected with applied differential input signal and measured differential output signal.

(4) Data collected with applied single-ended input signal and measured differential output signal. See [Figure 55](#page-18-0) in the Applications/Test Circuits section for additional information.

SPECIFICATIONS; $V_{S+} - V_{S-} = 5 V$: (continued)

Test conditions unless otherwise noted: V_{S+} = +2.5 V, V_{S-} = -2.5 V, G = 0 dB, CM = open, V_O = 2 V_{PP}, R_F = 499 Ω, R_L = 200 Ω Differential, T_A = 25°C Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply

SPECIFICATIONS; $V_{S+} - V_{S-} = 3.3 V$ **:**

Test conditions unless otherwise noted: V_{S+} = +1.65 V, V_{S–} = -1.65 V, G = 0 dB, CM = open, V_O = 1 V_{PP}, R_F = 499 Ω, R_L = 200 Ω Differential, T_A = 25°C Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply

(1) Test levels: **(A)** 100% tested at 25°C. Overtemperature limits by characterization and simulation. **(B)** Limits set by characterization and simulation. **(C)** Typical value only for information.

(2) For additional information, see the Typical Characteristics section and the Apllications section.

(3) Data collected with applied differential input signal and measured differential output signal.

(4) Data collected with applied single-ended input signal and measured differential output signal. See [Figure 55](#page-18-0) in the Applications/Test Circuits section for additional information.

SPECIFICATIONS; VS+ – VS– = 3.3 V: (continued)

Test conditions unless otherwise noted: V_{S+} = +1.65 V, V_{S–} = -1.65 V, G = 0 dB, CM = open, V_O = 1 V_{PP}, R_F = 499 Ω, R_L = 200 Ω Differential, T_A = 25°C Single-Ended Input, Differential Output, Input and Output Referenced to mid-supply

TYPICAL CHARACTERISTICS

TYPICAL AC PERFORMANCE: $V_{S+} - V_{S-} = 5 V$

Test conditions unless otherwise noted: V_{S+} = +2.5 V, V_{S-} = -2.5 V, CM = open, V_O = 2 V_{PP}, R_F = 499 Ω, R_L = 200 Ω Differential, G = 0 dB, Single-Ended Input, Input and Output Referenced to Midrail

(1) For additional plots, see the Applications section.

-60

 -50

HD2 vs LOAD RESISTANCE HD3 vs LOAD RESISTANCE FREQUENCY = 1MHz FREQUENCY = 1MHz

Figure 7. **Figure 8.**

HD2 vs OUTPUT VOLTAGE SWING **HD3** vs OUTPUT VOLTAGE SWING
FREQUENCY = 8MHz FREQUENCY = 8MHz **FREQUENCY = 8MHz FREQUENCY = 8MHz**

Figure 9. Figure 10.

www.ti.com

TEXAS STRUMENTS

Œ.

TRANSIENT RESPONSE OUTPUT VOLTAGE SWING vs LOAD RESISTANCE

INPUT BIAS CURRENT SUPPLY VOLTAGE SUPPLY VOLTAGE

OPEN LOOP GAIN AND PHASE vs FREQUENCY INPUT REFERRED NOISE vs FREQUENCY

SLOS503B–SEPTEMBER 2006–REVISED JULY 2007

POWER SUPPLY CURRENT vs SUPPLY VOLTAGE IN

OUTPUT BALANCE ERROR VS FREQUENCY CM SMALL SIGNAL FREQUENCY RESPONSE

CM INPUT BIAS CURRENT vs CM INPUT VOLTAGE

DIFFERENTIAL OUTPUT OFFSET VOLTAGE vs

Figure 33.

TYPICAL AC PERFORMANCE: $V_{S+} - V_{S-} = 3.3 V$

Test conditions unless otherwise noted: V_{S+} = 1.65 V, V_{S–} = –1.65 V, CM = open, V_{OD} = 1 V_{PP}, R_F = 499 Ω, R_L = 200 Ω Differential, G = 0 dB, Single-Ended Input, Input and Output Referenced to Midrail

(1) For additional plots, see the Applications section.

SMALL-SIGNAL FREQUENCY RESPONSE LARGE-SIGNAL FREQUENCY RESPONSE

Figure 38. Figure 39.

HD2 vs OUTPUT VOLTAGE SWING HD3 vs OUTPUT VOLTAGE SWING FREQUENCY = 8MHz FREQUENCY = 8MHz

老少 **TEXAS INSTRUMENTS www.ti.com**

SLOS503B–SEPTEMBER 2006–REVISED JULY 2007

HD2 vs LOAD RESISTANCE HD3 vs LOAD RESISTANCE FREQUENCY = 8MHZ FREQUENCY = 8MHZ

www.ti.com

TEXAS STRUMENTS

Ū.

Figure 48. Figure 49.

Figure 50. Figure 51.

TRANSIENT RESPONSE OUTPUT BALANCE ERROR vs FREQUENCY

CM SMALL SIGNAL FREQUENCY RESPONSE

Figure 54.

TEST CIRCUITS

built on the EVM. For simplicity, power supply impedance. Components are chosen to achieve gaing in the and $50-\Omega$ input termination. decoupling is not shown – see layout in the applications section for recommendations.

Depending on the test conditions, component values
are changed per the following tables, or as otherwise
noted. The signal generators used are ac coupled
50- Ω sources and a 0.22- μ F capacitor and a 49.9- Ω
resistor equipment, but the amplifier can be operated single-supply as described in the applications section
with no impact on performance.

The THS4520 is tested with the following test circuits **Note:** The gain setting includes 50-Ω source

Table 2. Load Component Values

Rı	Ro	R_{OT}	Atten.
100 Ω	25 Ω	open	6 dB
200Ω	86.6Ω	69.8 Ω	16.8 dB
499 Ω	237 Ω	56.2 Ω	25.5 dB
1 k Ω	487 Ω	52.3 Ω	31.8 dB
2 k	976	51.1	-37.86

Note: The total load includes 50-Ω termination by the test equipment. Components are chosen to achieve **Figure 55. General Test Circuit for Device Testing**
and Characterization through a 1:1
transformer.

Frequency Response

The general circit shown in Figure 55 is modified as shown in [Figure 56,](#page-19-0) and is used to measure the frequency response of the device.

GAIN R^F ^R^G ^RIT A network analyzer is used as the signal source and as the measurement device. The output impedance

of the network analyzer is 50 $Ω$. R_{IT} and R_G are chosen to impedance match to 50 $Ω$, and to maintain the proper gain. To balance the amplifier, a 0.22-μF capacitor and 49.9- Ω resistor to ground are inserted across R_{IT} on the alternate input.

The output is probed using a high-impedance differential probe across the 100- Ω resistor. The gain is referred to the amplifier output by adding back the 6-dB loss due to the voltage divider on the output.

Figure 56. Frequency Response Test Circuit

S-Parameter, Slew Rate, Transient Response, **Settling Time, Output Voltage**

The circuit shown in Figure 57 is used to measure s-parameters, slew rate, transient response, settling time, and output voltage swing.

Because S21 is measured single-ended at the load with 50- $Ω$ double termination, add 12 dB to see the amplifier's output as a differential signal.

Figure 57. S-Parameter, SR, Transient Response, Settling Time, V_{OUT} Swing

CM Input

The circuit shown in Figure 58 is used to measure the frequency response of the CM input. Frequency response is measured single-ended at $V_{\text{OUT+}}$ or V_{OUT} with the input injected at V_{IN} , R_{CM} = 0 Ω and R_{CMT} = 49.9 Ω.

Figure 58. CM Input Test Circuit

APPLICATION INFORMATION

APPLICATIONS

The following circuits show application information for the THS4520. For simplicity, power supply decoupling capacitors are not shown in these diagrams. For more detail on the use and operation of fully differential op amps see application report Fully-Differential Amplifiers [\(SLOA054](http://www-s.ti.com/sc/techlit/SLOA054)) .

Differential Input to Differential Output Amplifier

The THS4520 is a fully differential op amp, and can be used to amplify differential input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 59 (CM input not
shown). The gain of the circuit is set by R_F divided by **Figure 60. Single-Ended Input to Differential**
R_G.

Figure 59. Differential Input to Differential Output Amplifier

Single-Ended Input to Differential Output

The THS4520 can be used to amplify and convert single-ended input signals to differential output signals. A basic block diagram of the circuit is shown The output common-mode voltage is set by the inferred common-mode in Figure 60 (CM input not shown). The gain of the voltage at the CM pin. The internal common-mode
circuit is again set by R_F divided by R_G .

Input Common-Mode Voltage Range

The input common-model voltage of a fully differential op amp is the voltage at the $+$ and $$ input pins of the op amp.

It is important to not violate the input common-mode voltage range (V_{ICP}) of the op amp. Assuming the op amp is in linear operation, the differential voltage across the input pins is only a few millivolts at most. So finding the voltage at one input pin determines the input common-mode voltage of the op amp.

Treating the negative input as a summing node, the voltage is given by Equation 1:

$$
V_{IC} = \left(V_{OUT^{+}} \times \frac{R_{G}}{R_{G} + R_{F}}\right) + \left(V_{IN^{-}} \times \frac{R_{F}}{R_{G} + R_{F}}\right)
$$
(1)

Depending on the source and load, input and output
termination can be accomplished by adding R_{IT} and the negative input is evaluated at the extremes of V_{OUT+} .

As the gain of the op amp increases, the input common-mode voltage becomes closer and closer to the input common-mode voltage of the source.

Setting the Output Common-Mode Voltage

control circuit maintains the output common-mode voltage within 0.25-mV offset (typical) from the set voltage, when set within ± 0.5 V of mid-supply. If left unconnected, the common-mode set point is set to mid-supply by internal circuitry, which may be over-driven from an external source. [Figure 61](#page-21-0) is representative of the CM input. The internal CM circuit has about 230 MHz of bandwidth, which is

required for best performance, but it is intended to be a DC bias input pin. Bypass capacitors are
recommended on this pin to reduce noise at the THS4520 EVM allows split-supply operation, and the
output. The external current required to overdrive the
internal resistor divider

$$
I_{\text{EXT}} = \frac{2V_{\text{CM}} - (V_{\text{S}_+} - V_{\text{S}_-})}{50 \text{ k}\Omega} \tag{2}
$$

where V_{CM} is the voltage applied to the CM pin.

Powerdown Operation: Device Enable/Disable Thresholds

The enable/disable thresholds of the THS4520 are dependent upon the power supplies, and the thresholds are always referenced to the lower power supply rail. The device is enabled or disabled for the following conditions:

- Device enabled: $V_{PD} > V_{S-} + 0.8 \times (V_{S+} V_{S-})$
- Device disabled: $V_{\text{PD}} < V_{\text{S-}} + 0.2 \times (V_{\text{S+}} \cdot V_{\text{S-}})$

If the PD pin is left open, the device will default to the enabled state.

Table 3 shows the thresholds for some common **Figure 62. THS4520 DC Coupled Single-Supply**
power supply configurations: **Figure 62. THS4520 DC Coupled Single-Supply** power supply configurations:

Power Supply $(V_{S_{+}}, V_{S_{-}})$	Enable Threshold (V)	Disable Threshold (V)	Comment			
$+2.5$ V	1.5	-1.5	Shown in data table			
$±1.65$ V	1	-1	Shown in data table			
$(4 V, -1 V)$	3	0	Split, unbalanced supplies			
(5 V, gnd)	4	1	Single-sided supply			
(3.3 V, gnd)	2.64	0.66	Single-sided supply			
(3 V, gnd)	2.4	0.6	Single-sided supply			

Single-Supply Operation (3 V to 5 V)

was taken with split-supply power inputs. The device can easily be used with a single-supply power input without degrading the performance. Figure 62, [Figure 63](#page-22-0), and [Figure 64](#page-22-0) show DC and AC-coupled single-supply circuits with single-ended inputs. These configurations all allow the input and output common-mode voltage to be set to mid-supply allowing for optimum performance. The information presented here can also be applied to differential input sources.

In Figure 62, the source is referenced to the same voltage as the CM pin $(\mathsf{V}_{\mathsf{CM}})$. V_{CM} is set by the internal circuit to mid-supply. R_T along with the input impedance of the amplifier circuit provides input termination, which is also referenced to V_{CM} .

Note R_S and R_T are added to the alternate input from
the signal input to balance the amplifier. Alternately, the signal input to balance the amplifier. Alternately, **Figure 61. CM Input Circuit** one resistor can be used equal to the combined value R_G + R_S || R_T on this input. This is also true of the circuits shown in [Figure 63](#page-22-0) and [Figure 64.](#page-22-0)

Table 3. Power Supply Configurations
 In [Figure 63](#page-22-0) the source is referenced to ground and

so is the input termination resistor. R_{PU} is added to the circuit to avoid violating the V_{ICR} of the op amp. **(V) (V)** The proper value of resistor to add can be calculated from Equation 3:

$$
R_{PU} = \frac{(V_{IC} - V_{S+})}{V_{CM} \left(\frac{1}{R_F}\right) - V_{IC} \left(\frac{1}{R_{IN}} + \frac{1}{R_F}\right)}
$$
(3)

 V_{IC} is the desired input common-mode voltage, $V_{CM} = CM$, and $R_{IN} = R_G + R_S||R_T$. To set to mid-supply, make the value of $R_{PU} = R_G + R_S||R_T$.

Table 4 is a modification of [Table 1](#page-18-0) to add the proper values with R_{PU} assuming a 50- $Ω$ source impedance and setting the input and output common-mode

is it requires additional current from the power (NG), which reduces the AC response peaking supply. Using the values shown for a gain of 0 dB (typically 3.8dB at G = +1 without R_C) without requires 10 mA more current with 5-V supply, and changing the DC forward gain. The input signal, V_{IN} , is assumed to be from a low impedance source,

The other drawback is this configuration also such as an op amp. increases the noise gain of the circuit. In the 10-dB When the two feedback paths are symmetrical, the gain case, noise gain increases by a factor of 1.7. noise gain is given by the expression:

Gain	RF	$R_{\rm G}$	Rıт	R_{PU}
0 dB	499 Ω	487 Ω	54.9 Ω	511 Ω
6 dB	499 Ω	243 Ω	59 Ω	270 Ω
10dB	499 Ω	150 Ω	68.1 Ω	178 Ω
14dB	499 Ω	93.1 Ω	82.5Ω	124 Ω
20 dB	499 Ω	40.2Ω	221 Ω	80.6Ω

Table 4. RPU Values for Various Gains

SLOS503B–SEPTEMBER 2006–REVISED JULY 2007

FULLY DIFFERENTIAL AMPLIFIER WITH

and setting the input and output common-mode
voltage to mid-supply.
There are two drawbacks to this configuration. One compensates the THS4520 to have higher noise gain compensates the THS4520 to have higher noise gain is assumed to be from a low impedance source,

Figure 65. THS4520 with Noise Gain Compensation

Figure 63. THS4520 DC Coupled Single-Supply A unity-gain buffer can be designed by selecting R_F with R_{PU} Used to Set V_{IC} = 499 M = 499 Ω , R_G = 499 Ω and R_C = open. The resulting forward gain response is similar to the characteristics Figure 64 shows AC coupling to the source. Using
capacitors in series with the termination resistors
allows the amplifier to self-bias both input and output
to mid-supply.
to mid-supply.
to mid-supply.
and with less peaki unity.

The plot in [Figure 66](#page-23-0) shows the measured small-signal AC response of a THS4520 EVM in the default unity-gain configuration (see [Figure 72\)](#page-27-0). When the termination resistors present on the EVM (R1, R2, and R12 in [Figure 72](#page-27-0)) and the source resistance of the signal generator (R_s = 50 Ω) are taken into account, the calculated noise gain of the default EVM is $NG = 1.97$. Also included in the plot are two curves which represent the measured response of the same board with two values of R_C , one with R_C = 200 Ω (NG = 6.96) and one with R_C **Figure 64. THS4520 AC Coupled Single-Supply** $=487 \Omega$ (NG = 4.02). The low-frequency roll-off of the AC response is due to the transformer (T1 in [Figure 72](#page-27-0)). The curves illustrate the reduced peaking

and the reduced bandwidth due to increased noise When there is no mismatch between the feedback gain when the circuit is configured for low forward networks $(RF_1 = RF_2$ and $RG_1 = RG_2)$ the a gain. Note that using noise gain compensation error due to the input offset voltage is given by: gain. Note that using noise gain compensation increases the circuit output noise and decreases the circuit bandwidth. Compared to the default configuration (no R_C) using R_C = 200 Ω and R_C = 487 Ω increases the circuit output noise by where β is often called the feedback factor. approximately 10.9dB and 6dB respectively.

With and Without Noise Gain Compensation

DC ERRORS IN A FULLY DIFFERENTIAL mismatched: **AMPLIFIER**

A DC error model of a fully differential voltage feedback amplifier shown in the following circuit

-
-
- 3. Input bias currents (I_{IB+}, I_{IB-}) interacting with mismatched feedback networks.
- 4. Mismatch between input and output **DEPENDENCE OF HARMONIC DISTORTION**
common-mode voltages interacting with the **ON DEVICE OUTPUT SWING AND SIGNAL**
FREQUENCY m ismatched feedback networks.

networks ($RF_1 = RF_2$ and $RG_1 = RG_2$) the output

$$
\Delta V_{OD} (V_{IO}) = V_{IO} \frac{RG + RF}{RG} = V_{IO} / \beta
$$
 (5)

$$
\beta = \frac{\text{RG}}{\text{RG} + \text{RF}}
$$
 (6)

For additional information, see the applications note Fully Differential Amplifiers ([SLOA054\)](http://www-s.ti.com/sc/techlit/SLOA054).

The output error due to the input offset current is given by:

$$
\Delta V_{OD} (I_{IO}) = I_{IO} RF
$$
 (7)

If there is mismatch ($RF_1 \neq RF_2$ or $RG_1 \neq RG_2$), then the output error due to the input bias currents is:

$$
\Delta V_{OD}(I_{IB}, I_{IO}) = 2 \frac{I_{IB}(R_{EQ1} - R_{EQ2}) + I_{IO}(R_{EQ1} + R_{EQ2})}{(\beta_1 + \beta_2)}
$$
\n(8)

Figure 66. THS4520 EVM Small Signal Response Where $I_{IB} = (I_{IB+} + I_{IB-})/2$, $R_{EQ1,2} = RF_{1,2}$ || RG_{1,2} and **With and Without Noise Gain Compensation** $\beta_{1,2} = RG_{1,2}/(RG_{1,2} + RF_{1,2})$.

There is an additional contribution to the output error if the input and output common-mode voltages are

Summary VOD^VOCM, VICM ² ^VOCM ^VICM -¹ -2 -1 - -2

Feedback amplifier shown in the following circuit
diagram. The output error has four contributing
factors in this model:
1. Input offset voltage (V_{IO}).
1. Input offset voltage (V_{IO}).
1. The scale of this section. An ap 2. Input offset current (I_{10}) .
3. Input bias currents (I_{10}) , I_{10} interacting with available in the near future.

DEPENDENCE OF HARMONIC DISTORTION

Typical plots of HD2 or HD3 usually show the dependence of these parameters upon a single variable, like frequency, output swing, load, or circuit gain. Operating conditions of interest are usually dependent on several variables that are often spread across several different plots. This forces the designer to interpolate across several plots in an attempt to capture the parameters and operating conditions for his/her application.

Unlike typical plots where HD2 or HD3 is plotted against a single variable, the plots below show constant contours of THS4520 HD2 and HD3 plotted against the joint parameters of device output swing and signal frequency. These two parameters are of particular interest because their joint interaction represent measurements of a THS4520 evaluation reflects the usable slewing and bandwidth limits of a board in the default unity-gain configuration with R_L = device. Output swing and frequency limits are often 200 Ω . For more information on the circuit prime consideration when picking a device and configuration, see the information on the THS4520 quantifying their joint impact on HD allows a more evaluation board later in this section.

logarithm of frequency in units of MHz. So on the distortion performance: HD2 > -45dBc or HD3 > horizontal axis the value of '2' represents 100 MHz, -40 dBc. The intent in plotting the bandwidth was to '1' represents 10 MHz and '0' represents 1 MHz, provide a realistic comparison between the reported respectively. This strategy was chosen to provide large signal bandwidth and useful distortion
spacing between curves that allowed the viewer to performance. The areas between the plots are spacing between curves that allowed the viewer to easily resolve the individual curves. Plotting shaded to help illustrate the 10dB changes in HD2 or frequency on a linear scale caused the curves to be HD3 between the adjacent curves. The third and crowded and difficult to distinguish. Unfortunately a fourth plots ([Figure 69a](#page-25-0)n[dFigure 70\)](#page-26-0) are the constant semilog axis format was not possible because of the contours of HD2 and HD3 respectively for a power plotting function. The measured data in the plots supply of \pm 1.65 V.

SLOS503B–SEPTEMBER 2006–REVISED JULY 2007

 200Ω . For more information on the circuit

precise judgment on the ability of a device to meet
the *need for speed*. The curves that separate each
colored region represent the value of HD2,3
indicated on the plot. Following a curve over the
ranges of output swing $\frac{1}{2}$ the plot ($V_{\text{out}} = 1$ V_{pp} to 8 V_{pp}). The BW lines fall in Note that the horizontal axis represents the base-10 the shaded region that represents very poor

Figure 67. Constant HD2 Contours vs Output Swing and log¹⁰ (Frequency - MHz) V^s = 2.5 V, Gain = 1, R^L = 200 Ω

Figure 68. Constant HD3 Contours vs Output Swing and log¹⁰ (Frequency - MHz) V^s = 2.5 V, Gain = 1, R^L = 200 Ω

Figure 69. Constant HD2 Contours vs Output Swing and log¹⁰ (Frequency - MHz) V^s = 1.65 V, Gain = 1, R^L = 200 Ω

Figure 70. Constant HD2 Contours vs Output Swing and log¹⁰ (Frequency - MHz) V_s = 1.65 V, Gain = 1, R_L = 200 Ω

Layout Recommendations

It is recommended to follow the layout of the external

components near the amplifier, ground plane

construction, and power routing of the EVM as

closely as possible. General guidelines are:
 $\begin{array}{ccc}\n & & \text{if termination is not useful, and how it is not possible.}$

- 1. Signal routing should be direct and as short as possible into and out of the op amp circuit.
- 2. The feedback path should be short and direct avoiding vias.
- 3. Ground or power planes should be removed from directly under the amplifier's input and output pins.
- 4. An output resistor is recommended on each output, as near to the output pin as possible.
- 5. Two 10-μF and two 0.1-μF power-supply decoupling capacitors should be placed as near to the power-supply pins as possible.
- 6. Two 0.1-μF capacitors should be placed between the CM input pins and ground. This limits noise coupled into the pins. One each should be placed to ground near pin 4 and pin 9.
- 7. It is recommended to split the ground pane on layer 2 (L2) as shown below and to use a **Figure 71. QFN Etch and Via Pattern** solid ground on layer 3 (L3). A single-point connection should be used between each split section on L2 and L3.
- 8. A single-point connection to ground on L2 is recommended for the input termination
resistors R1 and R2. This should be applied to
-

THS4520 EVM

Figure 72 is the THS4520 EVAL1 EVM schematic, layers 1 through 4 of the PCB are shown Figure 73, and [Table 5](#page-28-0) is the bill of material for the EVM as supplied from TI.

Figure 72. THS4520 EVAL1 EVM Schematic

Figure 73. THS4520 EVAL1 EVM Layer 1 through 4

Table 5. THS4520 EVAL1 EVM Bill of Materials

EVM WARNINGS AND RESTRICTIONS

It is important to operate this EVM within the input voltage range of 3 V to 5 V and the output voltage range of 3 V to 5 V.

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 85=C. The EVM is designed to operate properly with certain components above 85=C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS

TAPE AND REEL INFORMATION

ISTRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Pack Materials-Page 1

www.ti.com www.ti.com 3-Jun-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

GENERIC PACKAGE VIEW

VQFN - 1 mm max height
PLASTIC QUAD FLATPACK - NO LEAD

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

PACKAGE OUTLINE

RGT0016A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Reference JEDEC registration MO-220

EXAMPLE BOARD LAYOUT

RGT0016A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGT0016A VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated