

Technical documentation



Support & training



SCES794G - OCTOBER 2009 - REVISED SEPTEMBER 2021

## SN74LVC1G74 Single Positive-Edge-Triggered D-Type Flip-Flop with Clear and Preset

## 1 Features

- Available in the Texas Instruments NanoFree<sup>™</sup> package
- Supports 5-V V<sub>CC</sub> operation
- Inputs accept voltages to 5.5-V
- Supports down translation to V<sub>CC</sub>
- Maximum t<sub>pd</sub> of 5.9-ns at 3.3-V
- Low power consumption, 10-µA maximum I<sub>CC</sub>
- ±24-mA output drive at 3.3-V
- Typical V<sub>OLP</sub> (output ground bounce)
   < 0.8-V at V<sub>CC</sub> = 3.3-V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) > 2-V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C
- I<sub>off</sub> supports live insertion, partial-power-down mode, and back-drive protection
- Latch-up performance exceeds 100 mA per JESD 78, class II
- ESD protection exceeds JESD 22
  - 2000-V human-body model
  - 200-V machine model
  - 1000-V charged-device model

## **2** Applications

- Servers
- LED displays
- Network switch
- Telecom infrastructure
- Motor drivers
- I/O expanders

## **3 Description**

This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.


A low level at the preset ( $\overline{PRE}$ ) or clear ( $\overline{CLR}$ ) input sets or resets the outputs, regardless of the levels of the other inputs. When  $\overline{PRE}$  and  $\overline{CLR}$  are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Device information						
PART NUMBER	PACKAGE (1)	BODY SIZE				
	SM8 (8) 2.95 mm	2.95 mm × 2.80 mm				
SN74LVC1G74	US8 (8)	2.30 mm × 2.00 mm				
3N/4LVC1G/4	X2SON (8)	1.40 mm × 1.00 mm				
	UQFN (8)	1.50 mm × 1.50 mm				

**Device Information** 

(1) For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Schematic** 



Page

Page

## **Table of Contents**

1 Features1
2 Applications1
3 Description1
4 Revision History
5 Pin Configuration and Functions4
6 Specifications
6.1 Absolute Maximum Ratings5
6.2 ESD Ratings5
6.3 Recommended Operating Conditions
6.4 Thermal Information6
6.5 Electrical Characteristics7
6.6 Timing Requirements7
6.7 Switching Characteristics7
6.8 Operating Characteristics8
6.9 Typical Characteristics8
7 Parameter Measurement Information9
8 Detailed Description10
8.1 Overview10

8.2 Functional Block Diagram	10
8.3 Feature Description.	
8.4 Device Functional Modes	
9 Application and Implementation	11
9.1 Application Information	.11
9.2 Typical Power Button Circuit	
10 Power Supply Recommendations	
11 Layout	13
11.1 Layout Guidelines	
11.2 Layout Example	13
12 Device and Documentation Support	
12.1 Receiving Notification of Documentation Updates.	.14
12.2 Support Resources	14
12.3 Trademarks	14
12.4 Electrostatic Discharge Caution	
12.5 Glossary	.14
13 Mechanical, Packaging, and Orderable	
Information	14

### **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision F (April 2020) to Revision G (September 2021)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated the Application and Information section	11
	Updated the Device Power Button Circuit figure Typical Power Button Circuit section	

### Changes from Revision E (Janurary 2015) to Revision F (April 2020)

### Changes from Revision D (January 2013) to Revision E (Janurary 2015)

• Added Applications, Device Information table, Pin Functions table, ESD R	Ratings table, Thermal Information
table, Typical Characteristics, Feature Description section, Device Function	onal Modes, Application and
Implementation section, Power Supply Recommendations section, Layour	
Documentation Support section, and Mechanical, Packaging, and Ordera	ble Information section1
Deleted Ordering Information table	1
Updated Features	1
Changes from Revision C (November 2012) to Revision D (January 2013	B) Page
Deleted Thermal data for DQE Package	1
Added Thermal data for DQE Package	
Changes from Revision B (March 2012) to Revision C (November 2012)	Page
Added preview for RES part	
Added QFN package ordering information	
Changes from Revision A (November 2011) to Revision B (February 201	2) Page
Added SN74LVC1G74DCURG4 part number to ORDERING INFORMATI	ON table14
Changes from Revision * (October 2009) to Revision A (November 2011)	) Page




# SCES794G – OCTOBER 2009 – REVISED SEPTEMBER 2021

•	Changed Timing Requirements table	. 7
•	Changed Switching Requirements table	7




## **5** Pin Configuration and Functions



See mechanical drawings for dimensions.

#### Figure 5-1. DCT 8-Pin SM8 and DCU 8-Pin VSSOP Package Top View



See mechanical drawings for dimensions

#### Figure 5-2. DQE 8-Pin X2SON and RSE UQFN 8-Pin Package Top View

Pin Functions	
---------------	--

	PIN	ТҮРЕ	DESCRIPTION		
NAME	NO.		DESCRIPTION		
CLK	1	I	Clock input		
CLR	6	I	Clear input - Pull low to set Q output low		
D	2	I	Input		
GND	4	_	Ground		
PRE	7	I	Preset input – Pull low to set Q output high		
Q	5	0	Output		
Q	3	0	Inverted output		
V <sub>CC</sub>	8	_	Supply		



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup>		-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state <sup>(2)</sup>	(3)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>ок</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through $V_{CC}$ or GND			±100	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the *Recommended Operating Conditions* table.

### 6.2 ESD Ratings

PARAMETER		DEFINITION	VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	2000	V
	V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V	Supply voltage	Operating	1.65	5.5	V
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
V		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V
VIH	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	2		v
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.7 × V <sub>CC</sub>		
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	
V	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		0.8	v
		V <sub>CC</sub> = 4.5 V to 5.5 V		0.3 × V <sub>CC</sub>	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
		V <sub>CC</sub> = 2.3 V		-8	
I <sub>OH</sub>	High-level output current	<u> </u>		–16	mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 4.5 V		-32	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
I <sub>OL</sub>	Low-level output current	$\gamma = 2\gamma$		16	mA
		V <sub>CC</sub> = 3 V		24	
		V <sub>CC</sub> = 4.5 V		32	
		$V_{CC}$ = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20	
∆t/∆v	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 V ± 0.3 V		10	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		5	
		RSE Package		85	
Ŧ	DQE Package	-40	60	°C	
T <sub>A</sub>	Operating free-air temperature	DCT Package	DCT Package -40	105	C
		DCU Package		125	

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### 6.4 Thermal Information

		SN74LVC1G74				
	THERMAL METRIC <sup>(1)</sup>	DCT	DCU	RSE	DQE	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	220	227	243	261	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



## **6.5 Electrical Characteristics**

PA	RAMETER	TEST CONDITIONS	Vcc	MIN TYP <sup>(1)</sup>	MAX	UNIT
		I <sub>OH</sub> = -100 μA	1.65 V to 5.5 V	V <sub>CC</sub> – 0.1		
V <sub>OH</sub>		I <sub>OH</sub> = -4 mA	1.65 V	1.2		
		I <sub>OH</sub> = -8 mA	2.3 V	1.9		V
		I <sub>OH</sub> = –16 mA	- 3 V	2.4		v
		I <sub>OH</sub> = -24 mA	- 3V	2.3		
		I <sub>OH</sub> = -32 mA	4.5 V	3.8		
		I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V		0.1	
		I <sub>OL</sub> = 4 mA	1.65 V		0.45	
		I <sub>OL</sub> = 8 mA	2.3 V		0.3	V
V <sub>OL</sub>		I <sub>OL</sub> = 16 mA	- 3 V		0.4	V
		I <sub>OL</sub> = 24 mA	- 3V		0.55	
		I <sub>OL</sub> = 32 mA	4.5 V		0.55	
L 1	Data or control inputs	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V		±5	μA
l <sub>off</sub>		$V_1 \text{ or } V_0 = 5.5 \text{ V}$	0		±10	μA
I <sub>CC</sub>		$V_1 = 5.5 \text{ V or GND}, \qquad I_0 = 0$	1.65 V to 5.5 V		10	μA
ΔI <sub>CC</sub>		One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND	3 V to 5.5 V		μA	
Ci		$V_{I} = V_{CC}$ or GND	3.3 V	5		pF

over recommended operating free-air temperature range (unless otherwise noted)

(1) All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A$  = 25°C.

### 6.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

			–40°C to 85°C								–40°C to 125°C				
PARAMETE R	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =	1.8 V	V <sub>cc</sub> =	2.5 V	V <sub>cc</sub> =	3.3 V	V <sub>cc</sub> =	= 5 V	V <sub>cc</sub> =	3.3 V	V <sub>cc</sub> =	: 5 V	UNIT
		(,	MIN	MAX											
f <sub>clock</sub>				80		175		175		200		175		200	MHz
+	C	LK	6.2		2.7		2.7		2		2.7		2		20
L <sub>W</sub>	PRE or CLR low		6.2		2.7		2.7		2		2.7		2		ns
	Data		2.9		1.7		1.3		1.1		1.3		1.1		20
l <sub>su</sub>	PRE or CLR inactive		1.9		1.4		1.2		1		1.2		1.2		ns
t <sub>h</sub>			0		0.3		1.2		0.5		1.2		0.5		ns

## 6.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

		TO (OUTPUT)	–40°C to 85°C								–40°C to 125°C				
PARAMETE R	FROM (INPUT)		V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> =	2.5 V	V <sub>CC</sub> =	3.3 V	V <sub>cc</sub> =	= 5 V	V <sub>cc</sub> =	3.3 V	V <sub>cc</sub> =	5 V	UNIT
			MIN	MAX	MIN	MAX									
f <sub>max</sub>			80		175		175		200		175		200		MHz
	CLK	Q	4.8	13.4	2.2	7.1	2.2	5.9	1.4	4.1	2.2	7.9	1.4	6.1	
trad	ULK	Q	6	14.4	3	7.7	2.6	6.2	1.6	4.4	2.6	8.2	1.6	6.4	ns
<sup>t</sup> pd	PRE or CLR low	Q or Q	4.4	12.9	2.3	7	1.7	5.9	1.6	4.1	1.7	7.9	1.6	6.1	




### 6.8 Operating Characteristics

### T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	$V_{CC}$ = 3.3 V	V <sub>CC</sub> = 5 V	UNIT	
	FARAMETER	TEST CONDITIONS	TYP	TYP	TYP	TYP	UNIT	
C	Power dissipation capacitance	f = 10 MHz	35	35	37	40	pF	

### 6.9 Typical Characteristics






Input

Output

Output


t<sub>PHL</sub>

### **7 Parameter Measurement Information**





TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
$t_{PLZ}/t_{PZL}$	VLOAD
$t_{PHZ}/t_{PZH}$	GND

	INF	INPUTS		V	•	-	N
V <sub>cc</sub>	V	t,/t,	V <sub>M</sub>	VLOAD	C	R	V
$1.8 V \pm 0.15 V$	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
$2.5~V\pm0.2~V$	$V_{cc}$	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>500</b> Ω	0.15 V
$3.3~V\pm0.3~V$	3 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
$5 V \pm 0.5 V$	$V_{cc}$	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	<b>500</b> Ω	0.3 V



V,





NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

**VOLTAGE WAVEFORMS** 

**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>0</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.

V.

0 V

V<sub>OH</sub>

Vol

 $V_{OL}$ 

DI L

- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 7-1. Load Circuit and Voltage Waveforms

#### Copyright © 2021 Texas Instruments Incorporated




## 8 Detailed Description

### 8.1 Overview

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

- Allow down voltage translation
  - 5-V to 3.3-V
  - 5.0-V to 1.8-V
  - 3.3-V to 1.8-V
- Inputs accept voltage levels up to 5.5-V
- I<sub>off</sub> Feature
  - Can prevent backflow current that can damage device when powered down

### 8.4 Device Functional Modes

	INPUT	OUTPUTS										
PRE	CLR	CLK	D	Q	Q							
L	Н	Х	Х	Н	L							
н	L	Х	Х	L	н							
L	L	Х	Х	H <sup>(1)</sup>	H <sup>(1)</sup>							
н	Н	↑	н	н	L							
н	Н	↑	L	L	н							
н	Н	L	х	Q <sub>0</sub>	$\overline{Q}_{0}$							

Table 8-1. Function Table

(1) This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

A low level at the preset ( $\overrightarrow{PRE}$ ) or clear ( $\overrightarrow{CLR}$ ) input sets or resets the outputs, regardless of the levels of the other inputs. When  $\overrightarrow{PRE}$  and  $\overrightarrow{CLR}$  are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The 330  $\Omega$  resistor and 22 pF capacitor shown in Figure 9-1 produce enough delay to meet the hold time requirement of the D input. To calculate the delay for a particular RC combination, use Equation 1. The delay with this RC combination is 5.03 ns

$$t_{delay} = -RC \ln(0.5) \approx 0.693 RC$$

To ensure proper operation, check that the transition time of the RC circuit meets the transition time requirements of the device inputs listed in the Recommended Operating Conditions table. Transition time for an RC can be approximated with Equation 2.

t<sub>t</sub>≈ 2.2 RC

### 9.2 Typical Power Button Circuit




Figure 9-1. Device Power Button Circuit

(1)

(2)




#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads so routing and load conditions should be considered to prevent ringing.

#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see ( $\Delta t/\Delta V$ ) in the *Recommended Operating Conditions* table.
  - For specified high and low levels, see (V<sub>IH</sub> and V<sub>IL</sub>) in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5-V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions:
  - Load currents should not exceed 50-mA per output and 100-mA total for the part.
  - Series resistors on the output may be used if the user desires to slow the output edge signal or limit the
    output current.



### 9.2.3 Application Curves

## **10 Power Supply Recommendations**

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommonded Operating Conditions* table. Each V<sub>CC</sub> terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F capacitor is recommended and if there are multiple V<sub>CC</sub> terminals then .01- $\mu$ F or .022- $\mu$ F capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.




## 11 Layout

### **11.1 Layout Guidelines**

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 11-1 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

### 11.2 Layout Example







## 12 Device and Documentation Support

## **12.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **12.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

NanoFree<sup>™</sup> is a trademark of Texas Instruments. TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.)				-	(-)	(6)	(-)		(,	
SN74LVC1G74DCTR	ACTIVE	SM8	DCT	8	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(2WE5, N74) Z	Samples
SN74LVC1G74DCUR	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(N74J, N74Q, N74R)	Samples
SN74LVC1G74DCURG4	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	N74R	Samples
SN74LVC1G74DCUT	ACTIVE	VSSOP	DCU	8	250	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(N74J, N74Q, N74R)	Samples
SN74LVC1G74DQER	ACTIVE	X2SON	DQE	8	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DP	Samples
SN74LVC1G74RSE2	ACTIVE	UQFN	RSE	8	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DP	Samples
SN74LVC1G74RSER	ACTIVE	UQFN	RSE	8	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	DP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G74DCTR	SM8	DCT	8	3000	180.0	12.4	3.15	4.35	1.55	4.0	12.0	Q3
SN74LVC1G74DCUR	VSSOP	DCU	8	3000	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G74DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G74DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G74DCUT	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G74DCUT	VSSOP	DCU	8	250	178.0	9.0	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1G74DQER	X2SON	DQE	8	5000	180.0	9.5	1.15	1.6	0.5	4.0	8.0	Q1
SN74LVC1G74RSE2	UQFN	RSE	8	5000	180.0	9.5	1.7	1.7	0.75	4.0	8.0	Q3
SN74LVC1G74RSER	UQFN	RSE	8	5000	180.0	9.5	1.7	1.7	0.75	4.0	8.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Oct-2023



		1			· · · · · · · · · · · · · · · · · · ·		
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1G74DCTR	SM8	DCT	8	3000	190.0	190.0	30.0
SN74LVC1G74DCUR	VSSOP	DCU	8	3000	180.0	180.0	18.0
SN74LVC1G74DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC1G74DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74LVC1G74DCUT	VSSOP	DCU	8	250	202.0	201.0	28.0
SN74LVC1G74DCUT	VSSOP	DCU	8	250	180.0	180.0	18.0
SN74LVC1G74DQER	X2SON	DQE	8	5000	184.0	184.0	19.0
SN74LVC1G74RSE2	UQFN	RSE	8	5000	184.0	184.0	19.0
SN74LVC1G74RSER	UQFN	RSE	8	5000	184.0	184.0	19.0


# **DCU0008A**



# **PACKAGE OUTLINE**

## VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-187 variation CA.




# DCU0008A

# **EXAMPLE BOARD LAYOUT**

## VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DCU0008A

# **EXAMPLE STENCIL DESIGN**

## VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Board assembly site may have different recommendations for stencil design.



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


# **DCT0008A**



# **PACKAGE OUTLINE**

## SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.




# **DCT0008A**

# **EXAMPLE BOARD LAYOUT**

## SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DCT0008A**

# **EXAMPLE STENCIL DESIGN**

## SSOP - 1.3 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.




# **RSE0008A**



# **PACKAGE OUTLINE**

## UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




# **RSE0008A**

# **EXAMPLE BOARD LAYOUT**

## UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# RSE0008A

# **EXAMPLE STENCIL DESIGN**

## UQFN - 0.6 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# **DQE0008A**



# **PACKAGE OUTLINE**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This package complies to JEDEC MO-287 variation X2EAF.




# **DQE0008A**

# **EXAMPLE BOARD LAYOUT**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# **DQE0008A**

# **EXAMPLE STENCIL DESIGN**

## X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated