











**OPA857-DIE** 

SBOS813-AUGUST 2016

# **OPA857-DIE**

# Ultralow-Noise, Wideband, Selectable-Feedback Resistance Transimpedance Amplifier

#### **Features**

- Internal Midscale Reference Voltage
- Pseudo-Differential Output Voltage
- Wide Dynamic Range
- Closed-Loop Transimpedance Bandwidth:
  - 125 MHz (5-kΩ Transimpedance Gain, 1.5-pF External Parasitic Capacitance)
  - 105 MHz (20-kΩ Transimpedance Gain, 1.5-pF External Parasitic Capacitance)
- Ultralow Input-Referred Current Noise (Brickwall Filter BW = 135 MHz):
  - 15 nA<sub>RMS</sub> (20-k $\Omega$  Transimpedance)
- Very Fast Overload Recovery Time: < 25 ns
- Internal Input Protection Diode
- Power Supply:
  - Voltage: 2.7 V to 3.6 V Current: 23.4 mA
- Extended Temperature Range: -40°C to +85°C

### 2 Applications

- Photodiode Monitoring
- High-Speed I/V Conversions
- Optical Amplifiers
- **CAT-Scanner Front-Ends**

## 3 Description

The OPA857-DIE is a wideband, fast overdrive recovery, fast-settling, ultralow-noise transimpedance targeted at photodiode applications. With selectable feedback resistance, the OPA857-DIE simplifies the design of performance optical systems. Very fast overload recovery time and internal input protection provide the best combination to protect the remainder of the signal chain from overdrive while minimizing recovery time. The two selectable transimpedance gain configurations allow high dynamic range and flexibility required modern transimpedance applications.

The device is characterized for operation over the full industrial temperature range from -40°C to +85°C.

### Ordering Information (1)

PRODUCT	PACKAGE DESIGNATOR	PACKAGE	ORDERABLE PART NUMBER	PACKAGE QUANTITY	
ODASEZ DIE	TD	Poro die in gel pek VP(2)	OPA857TD1	324	
OPA857-DIE	TD	Bare die in gel pak VR <sup>(2)</sup>	OPA857TD2	10	

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Processing is per the Texas Instruments commercial production baseline and is in compliance with the Texas Instruments Quality Control System in effect at the time of manufacture. Electrical screening consists of DC parametric and functional testing at room temperature only. Unless otherwise specified by Texas Instruments AC performance and performance over temperature is not warranted. Visual Inspection is performed in accordance with MIL-STD-883 Test Method 2010 Condition B at 75X minimum.








This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 4 Bare Die Information

DIE THICKNESS BACKSIDE FINISH		BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS	
15 mils.	Silicon with backgrind	GND	TiW/AlCu (0.5%)	1100 nm	



Submit Documentation Feedback



www.ti.com

#### Bond Pad Coordinates in Microns

Bond Pad Coordinates in Microns										
NAME	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX	DESCRIPTION				
GND	1	15	637	90	712	Ground				
CTRL	2	15	465	90	540	Control pin for transimpedance gain. GND, logic $0 = 5 - k\Omega$ internal resistance; $+V_S$ , logic $1 = 20 - k\Omega$ internal resistance.				
GND	3	15	315	90	390	Ground				
GND	4	15	165	90	240	Ground				
OUTN	5	15	15	90	90	Common-mode voltage output reference				
GND	6	165	15	240	90	Ground				
GND	7	465	15	540	90	Ground				
OUT	8	615	15	690	90	Signal output				
+V <sub>S</sub>	9	615	165	690	240	Supply voltage				
+V <sub>S</sub>	10	615	315	690	390	Supply voltage				
+V <sub>S</sub>	11	615	465	690	540	Supply voltage				
GND	12	615	637	690	712	Ground				
TESD_SD	13	493.7	637	568.7	712	Test mode enable. Connect to GND for normal operation, and connect to $+\mathrm{V}_S$ to enable test mode.				
TEST_IN	14	343.7	637	418.7	712	Test mode input. Connect to +V <sub>S</sub> during normal operation.				
IN	15	193.7	561.95	268.7	636.95	Input				

Submit Documentation Feedback



### PACKAGE OPTION ADDENDUM

24-Apr-2019

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA857TD1	ACTIVE			0	324	TBD	Call TI	Call TI	-40 to 85		Samples
OPA857TD2	ACTIVE			0	120	TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated