



### **FEATURES**

- Fast access time : 55ns
- Low power consumption: Operating current : 30mA (TYP.) Standby current : 4µA (TYP.) LL-version
- Single 2.7V ~ 5.5V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data byte control : LB# (DQ0 ~ DQ7) UB# (DQ8 ~ DQ15)
- Data retention voltage :1.5V(MIN.)
- Lead free and green package available
- Package : 44-pin 400 mil TSOP-II 48-ball 6mm x 8mm TFBGA

### **PRODUCT FAMILY**

### **GENERAL DESCRIPTION**


The AS6C4016 is a 4,194,304-bit low power CMOS static random access memory organized as 262,144 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS6C4016 is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The AS6C4016 operates from a single power supply of 2.7V  $\sim$  5.5V and all inputs and outputs are fully TTL compatible

Product	Operating	Vcc Range	Speed	Power D	vissipation
Family	Temperature	vec italige	Speed	Standby(IsB1,TYP.)	Operating(Icc,TYP.)
AS6C4016(I)	<b>-40 ~ 85</b> ℃	2.7 ~ 5.5V	55ns	4µA(LL)	30mA

# FUNCTIONAL BLOCK DIAGRAM




# **PIN DESCRIPTION**

SYMBOL	DESCRIPTION
A0 - A17	Address Inputs
DQ0 – DQ15	Data Inputs/Outputs
CE#	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
Vcc	Power Supply
Vss	Ground

#### **MARCH 2008**

256K X 16 BIT SUPER LOW POWER CMOS SRAM

# **PIN CONFIGURATION**



# **ABSOLUTE MAXIMUN RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	VT1	-0.5 to 6.5	V
Voltage on any other pin relative to Vss	VT2	-0.5 to Vcc+0.5	V
Operating Temperature	TA	-40 to 85(I grade)	°C
Storage Temperature	Tstg	-65 to 150	°C
Power Dissipation	PD	1	W
DC Output Current	Ιουτ	50	mA
Soldering Temperature (under 10 sec)	TSOLDER	260	°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.



#### TRUTH TABLE

MODE	CF#	CE# OE#		LB#	UB#	I/O OPE	RATION	SUPPLY CURRENT	
	0	02#	WE#	28/	02.	DQ0-DQ7	DQ8-DQ15		
Standby	H X	X X	X X	X H	X H	High – Z High – Z	High – Z High – Z	ISB1	
Output Disable	L	H	H H	L X	X L	High – Z High – Z	High – Z High – Z	lcc,lcc1	
Read	L L L	L L L	H H H	L H L	H L L	D <sub>OUT</sub> High – Z D <sub>OUT</sub>	High – Z D <sub>OUT</sub> D <sub>OUT</sub>	lcc,lcc1	
Write	L L L	X X X		L H L	ΗLL	D <sub>IN</sub> High – Z D <sub>IN</sub>	High – Z D <sub>IN</sub> D <sub>IN</sub>	lcc,lcc1	

Note: H = VIH, L = VIL, X = Don't care.

# **DC ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION		MIN.	<b>TYP.</b> <sup>*3</sup>	MAX.	UNIT
Supply Voltage	Vcc			2.7	3.0	5.5	V
Input High Voltage	VIH <sup>*1</sup>			2.4	-	Vcc+0.3	V
Input Low Voltage				- 0.2	-	0.6	V
Input Leakage Current	lu lu	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μA
Output Leakage Current	ILO	Vcc ≧ Vou⊤ ≧ Vss Output Disabled		- 1	-	1	μA
Output High Voltage	Vон	Iон = -1mA	2.4	-	-	V	
Output Low Voltage	Vol	IoL = 2mA		-	-	0.4	V
Average Operating Power supply Current	lcc	Cycle time = Min. CE# = V <sub>IL</sub> , $I_{I/O} = 0mA$ Other pins at V <sub>IL</sub> or V <sub>IH</sub>	- 55	-	30	60	mA
	Icc1	Cycle time = $1\mu$ s CE# $\leq$ 0.2V, I <sub>VO</sub> = 0mA Other pins at 0.2V or V <sub>CC</sub> -0.2V		-	4	10	mA
Standby Power Supply Current	ISB1	$\begin{array}{l} \mbox{CE\#} \geqq \mbox{V}_{CC}\mbox{-}0.2\mbox{V} \\ \mbox{Others at } 0.2\mbox{V or } \mbox{V}_{CC}\mbox{-}0.2\mbox{V} \\ \end{array}$	LLI	-	4	50 <sup>*4</sup>	μA

Notes:

1.  $V_{IH}(max) = V_{CC} + 3.0V$  for pulse width less than 10ns.  $V_{IL}(min) = V_{SS} - 3.0V$  for pulse width less than 10ns.

2. Over/Undershoot specifications are characterized, not 100% tested.

3. Typical values are included for reference only and are not guaranteed or tested.

Typical values are measured at Vcc = Vcc(TYP.) and TA =  $25^{\circ}$ C

4.  $25\mu A$  for special request

### CAPACITANCE (TA = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	Cin	-	6	pF
Input/Output Capacitance	Cı/o	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.



# AC TEST CONDITIONS

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$ , $I_{OH}/I_{OL} = -1mA/2mA$

# **AC ELECTRICAL CHARACTERISTICS**

#### (1) READ CYCLE

PARAMETER	SYM.	AS6C40	AS6C4016-55		
		MIN.	MAX.		
Read Cycle Time	trc	55	-	ns	
Address Access Time	taa	-	55	ns	
Chip Enable Access Time	<b>t</b> ACE	-	55	ns	
Output Enable Access Time	toe	-	30	ns	
Chip Enable to Output in Low-Z	tcLz*	10	-	ns	
Output Enable to Output in Low-Z	tolz*	5	-	ns	
Chip Disable to Output in High-Z	tснz*	-	20	ns	
Output Disable to Output in High-Z	toнz*	-	20	ns	
Output Hold from Address Change	toн	10	-	ns	
LB#, UB# Access Time	tва	-	55	ns	
LB#, UB# to High-Z Output	tвнz*	-	25	ns	
LB#, UB# to Low-Z Output	tBLZ*	10	-	ns	

#### (2) WRITE CYCLE


PARAMETER	SYM.	AS6C40	16-55	UNIT
		MIN.	MAX.	
Write Cycle Time	twc	55	-	ns
Address Valid to End of Write	taw	50	-	ns
Chip Enable to End of Write	tcw	50	-	ns
Address Set-up Time	tas	0	-	ns
Write Pulse Width	twp	45	-	ns
Write Recovery Time	twr	0	-	ns
Data to Write Time Overlap	tow	25	-	ns
Data Hold from End of Write Time	tон	0	-	ns
Output Active from End of Write	tow*	5	-	ns
Write to Output in High-Z	twnz*	-	20	ns
LB#, UB# Valid to End of Write	tвw	45	-	ns

\*These parameters are guaranteed by device characterization, but not production tested.




#### **TIMING WAVEFORMS**

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)



Notes :

1.WE#is high for read cycle.

2.Device is continuously selected OE# = low, CE# = low, LB# or UB# = low.

3.Address must be valid prior to or coincident with CE# = low, LB# or UB# = low transition; otherwise tAA is the limiting parameter.


 $4.t_{CLZ}$ , tblz, tolz, tcHz, tbHz and toHz are specified with CL = 5pF. Transition is measured  $\pm 500$ mV from steady state.

5.At any given temperature and voltage condition, tCHZ is less than tCLZ, tBHZ is less than tBLZ, tOHZ is less than tOLZ.


AS6C4016




WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)







Notes :

1.WE#,CE#, LB#, UB# must be high during all address transitions.

2.A write occurs during the overlap of a low CE#, low WE#, LB# or UB# = low.

3.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.

4. During this period, I/O pins are in the output state, and input signals must not be applied. 5.If the CE#, LB#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.

6.tow and twHz are specified with CL = 5pF. Transition is measured ±500mV from steady state.

AS6C4016

**MARCH 2008** 




# **DATA RETENTION CHARACTERISTICS**

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	Vdr	CE#≧Vcc - 0.2V		1.5	-	5.5	V
Data Retention Current	IDR	$ \begin{array}{c c} V_{CC} = 1.5V, CE\# \geqq V_{CC} - 0.2V \\ Others at 0.2V \text{ or } V_{CC} - 0.2V \end{array} \  \  I \label{eq:VCC} $	LLI	-	2	30	μA
Chip Disable to Data Retention Time		See Data Retention Waveforms (below)		0	-	-	ns
Recovery Time	tR			t <sub>RC∗</sub>	-	-	ns


t<sub>RC\*</sub> = Read Cycle Time

### DATA RETENTION WAVEFORM

Low Vcc Data Retention Waveform (1) (CE# controlled)




#### Low Vcc Data Retention Waveform (2) (LB#, UB# controlled)






### PACKAGE OUTLINE DIMENSION

#### 44-pin 400mil TSOP- II Package Outline Dimension










SYMBOLS	DIMENSI	ONS IN MILL	METERS	DIMI	ENSIONS IN I	MILS
STNIBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	-	-	1.20	-	-	47.2
A1	0.05	0.10	0.15	2.0	3.9	5.9
A2	0.95	1.00	1.05	37.4	39.4	41.3
b	0.30	-	0.45	11.8	-	17.7
С	0.12	-	0.21	4.7	-	8.3
D	18.212	18.415	18.618	717	725	733
E	11.506	11.760	12.014	453	463	473
E1	9.957	10.160	10.363	392	400	408
е	-	0.800	-	-	31.5	-
L	0.40	0.50	0.60	15.7	19.7	23.6
ZD	-	0.805	-	-	31.7	-
У	-	-	0.076	-	-	3
θ	0°	3°	6°	0°	3°	6°




#### 48-ball 6mm × 8mm TFBGA Package Outline Dimension







SIDE VIEW



DETAIL A

	Ľ
	ł
	1
SOLDER BALL	1
·	8
	8
○ ○ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1
	4
·	

~~~	DIMENSION (mm)			DIMENSION (inch)			
SYM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А		—	1.40	_	_	0.055	
A1	0.20	0.25	0.30	0.008	0.010	0.012	
A2		—	1.05			0.041	
b	0.30	0.35	0.40	0.012	0.014	0.016	
D	7.95	8.00	8.05	0.313	0.315	0.317	
D1	5.25 BSC			0.207 BSC			
E	5.95	6.00	6.05	0.234	0.236	0.238	
E1	3.75 BSC			0.148 BSC			
SE	0.375 TYP			0.015 TYP			
SD	0.375 TYP			0.015 TYP			
e	0.75 BSC			0.030 BSC			

NOTE:

1. CONTROLLING DIMENSION : MILLIMETER.

2. REFERENCE DOCUMENT : JEDEC MO-207.

DETAIL B

MARCH/2008, V 1.0

Alliance Memory Inc.



Alliance	Organization	VCC Range	Package	Operating Temp	Speed ns
AS6C4016-55ZIN	256K x 16	2.7 - 5.5V	44pin TSOP II	Industrial ~ -40 C - 85 C	55
AS6C4016-55BIN	256K x 16	2.7 - 5.5V	48ball TFBGA	Industrial ~ -40 C - 85 C	55

# Part Numbering System

AS6C	4016	-55	x	x	N
low power S RAM prefix	Device Number 40 = 4M 16 =x16	Access Time	Package Option 44pin TSOP II 48ball TFBGA	Temperature Range I = Industrial (-40 to + 85 C)	N = Lead Free RoHS compliant part





Alliance Memory, Inc 511 Taylor Way, San Carlos, CA 94070, USA Phone: 650-610-6800 Fax: 650-620-9211

www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

AS6C4016

© Copyright 2008 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to thisdocument and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The datacontained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at anytime, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information inthis product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of anyproduct described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability orwarranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to inAlliance's Terms and Conditions of Sale (which are available from Alliance does not convey a license under any patent rights, copyrights; mask works rights,trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components inlife-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion ofAlliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against allclaims arising from such use.

Alliance Memory Inc.

Page 12 of 12