



Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



The CY9A310A Series are a highly integrated 32-bit microcontroller that target for high-performance and cost-sensitive embedded control applications.

The CY9A310A Series are based on the Arm Cortex-M3 Processor and on-chip Flash memory and SRAM, and peripheral functions, including Motor Control Timers, ADCs and Communication Interfaces (USB, UART, CSIO, I²C, LIN).

The products which are described in this datasheet are placed into TYPE1 product categories in "FM3 Family Peripheral Manual".

Features

32-bit Arm® Cortex®-M3 Core

- Processor version: r2p1
- Up to 40 MHz Frequency Operation
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
- 24-bit System timer (Sys Tick): System timer for OS task management

On-chip Memories

[Flash memory]

- Up to 512 Kbyte
- Read cycle: 0 wait-cycle
- Security function for code protection

[SRAM]

This Series contain a total of up to 32 Kbyte on-chip SRAM. On-chip SRAM is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

- SRAM0: Up to 16 Kbytes
- SRAM1: Up to 16 Kbytes

USB Interface

USB interface is composed of Device and Host. PLL for USB is built-in, USB clock can be generated by multiplication of Main clock.

[USB device]

- USB2.0 Full-Speed supported
- Max 6 EndPoint supported
 - EndPoint 0 is control transfer
 - EndPoint 1,2 can be selected Bulk-transfer, Interrupt-transfer or Isochronous-transfer
 - EndPoint 3,4 and 5 can be selected Bulk-transfer, Interrupt-transfer
 - EndPoint1-5 is comprised Double Buffer
 - Endpoint 0, 2 to 5: 64bytes
 - Endpoint 1: 256bytes

[USB host]

- USB2.0 Full/Low speed supported
- Bulk-transfer, interrupt-transfer and Isochronous-transfer support
- USB Device connected/dis-connected automatically detect
- IN/OUT token handshake packet automatically
- Max 256-byte packet-length supported
- Wake-up function supported

Multi-function Serial Interface (Max eight channels)

- 4 channels with 16 steps × 9bit FIFO (ch.4-ch.7), 4 channels without FIFO (ch.0-ch.3)
- Operation mode is selectable from the followings for each channel.
 - UART
 - CSIO
 - LIN
 - I²C

[UART]

- Full duplex double buffer
- Selection with or without parity supported
- Built-in dedicated baud rate generator
- External clock available as a serial clock
- Hardware Flow control : Automatically control the transmission by CTS/RTS (only ch.4)*
- Various error detection functions available (parity errors, framing errors, and overrun errors)
 *: CY9AF311LA, F312LA and F314LA do not support Hardware Flow control

[CSIO]

- Full-duplex double buffer
- Built-in dedicated baud rate generator
- Overrun error detection function available

[LIN]

- LIN protocol Rev.2.1 supported
- Full-duplex double buffer
- Master/Slave mode supported
- LIN break field generation (can be changed 13-16bit length)
- LIN break delimiter generation (can be changed 1-4bit length)
- Various error detection functions available (parity errors, framing errors, and overrun errors)

[I²C]

Standard-mode (Max 100kbps) / Fast-mode (Max 400kbps) supported

External Bus Interface*

- Supports SRAM, NOR Flash device
- Up to 8 chip selects
- 8-/16-bit Data width
- Up to 25-bit Address bit
- Maximum area size : Up to 256 Mbytes
- Supports Address/Data multiplex
- Supports external RDY function
 *: CY9AF311LA, F312LA and F314LA do not support External Bus Interface

DMA Controller (8channels)

The DMA Controller has an independent bus from the CPU, so CPU and DMA Controller can process simultaneously.

- 8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32 bit (4 Gbytes)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: byte/half-word/word
- Transfer block count: 1 to 16
- Number of transfers: 1 to 65536

A/D Converter (Max 16channels)
[12-bit A/D Converter]

- Successive Approximation type
- Built-in 3units*
- Conversion time: 1.0 μs@5 V
- Priority conversion available (priority at 2levels)
- Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4 steps)
 *: CY9AF311LA, F312LA, F314LA built-in 2units

Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16-/32-bit reload timer
- 16-/32-bit PWC timer

Multi-function Timer (Max 2units)

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3 ch/unit
- Input capture × 4 ch/unit
- Output compare × 6 ch/unit
- A/D activation compare × 3 ch/unit
- Waveform generator × 3 ch/unit
- 16-bit PPG timer × 3 ch/unit

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- A/D converter activate function
- DTIF (Motor emergency stop) interrupt function

Quadrature Position/Revolution Counter (QPRC) (Max 2units)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers

Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters. Operation mode is selectable from the followings for each timer channel.

- Free-running
- Periodic (=Reload)
- One-shot

Watch Counter

The Watch counter is used for wake up from Low-Power Consumption mode.

Interval timer: up to 64 s (Max) @ Sub Clock: 32.768 kHz

Watch dog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a, "Software" watchdog.

The "Hardware" watchdog timer is clocked by the built-in low speed CR oscillator. Therefore, the "Hardware" watchdog is active in any low-power consumption modes except STOP mode.

External Interrupt Controller Unit

- Up to 16 external interrupt input pins.
- Include one non-maskable interrupt (NMI) input pin.

General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated to.

- Capable of pull-up control per pin
- Capable of reading pin level directly
- Built-in the port relocate function
- Up to 83 fast General Purpose I/O Ports @ 100pin Package
- Some ports are 5V tolerant I/O (CY9AF315MA/NA, CY9AF316MA/NA only)
Please see "Pin Description" to confirm the corresponding pins.

CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a reduction of the integrity check processing load for reception data and storage. CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

Clock and Reset

[Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL).

- Main Clock: 4 MHz to 48 MHz
- Sub Clock: 32.768 kHz
- Built-in high-speed CR Clock: 4 MHz
- Built-in low-speed CR Clock: 100 kHz
- Main PLL Clock

[Resets]

- Reset requests from INITX pins
- Power-on reset
- Software reset
- Watchdog timers reset
- Low-voltage detector reset
- Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- External clock failure (clock stop) is detected, reset is asserted.
- External frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

Low-Power Consumption Mode

Three Low-Power Consumption modes supported.

- SLEEP
- TIMER
- STOP

Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM).*
*: CY9AF311LA/MA, F312LA/MA, F314LA/MA, F315MA and F316MA support only SWJ-DP.

Power Supply

- Two Power Supplies
- VCC = 2.7 V to 5.5 V: Correspond to the wide range voltage.
- USBVCC = 3.0 V to 3.6 V: for USB I/O power supply, when USB is used.
= 2.7 V to 5.5 V: when GPIO is used.

Contents

1. Product Lineup	7
2. Packages	8
3. Pin Assignment	9
4. List of Pin Functions	15
5. I/O Circuit Type	40
6. Handling Precautions	45
6.1 Precautions for Product Design	45
6.2 Precautions for Package Mounting.....	46
6.3 Precautions for Use Environment	47
7. Handling Devices	48
8. Block Diagram	50
9. Memory Size	51
10. Memory Map	51
11. Pin Status in Each CPU State	55
12. Electrical Characteristics	59
12.1 Absolute Maximum Ratings.....	59
12.2 Recommended Operating Conditions.....	61
12.3 DC Characteristics.....	62
12.3.1 Current rating	62
12.3.2 Pin Characteristics	64
12.4 AC Characteristics.....	65
12.4.1 Main Clock Input Characteristics.....	65
12.4.2 Sub Clock Input Characteristics	66
12.4.3 Built-in CR Oscillation Characteristics.....	66
12.4.4 Operating Conditions of Main PLL and USB PLL (In the case of using main clock for input clock of PLL)	67
12.4.5 Operating Conditions of Main PLL (In the case of using the built-in high speed CR for the input clock of the main PLL).....	67
12.4.6 Reset Input Characteristics	68
12.4.7 Power-on Reset Timing.....	68
12.4.8 External Bus Timing	69
12.4.9 Base Timer Input Timing	76
12.4.10 CSIO/UART Timing	77
12.4.11 External Input Timing.....	85
12.4.12 Quadrature Position/Revolution Counter timing.....	86
12.4.13 I ² C Timing.....	88
12.4.14 ETM timing	89
12.4.15 JTAG Timing.....	90
12.5 12-bit A/D Converter.....	91
12.6 USB characteristics	94
12.7 Low-voltage Detection Characteristics	98
12.8 Flash Memory Write/Erase Characteristics	99
12.8.1 Write / Erase time.....	99
12.8.2 Erase/Write cycles and data hold time	99
12.9 Return Time from Low-Power Consumption Mode.....	100
12.9.1 Return Factor: Interrupt.....	100
12.9.2 Return Factor: Reset.....	102
13. Ordering Information	104

14. Package Dimensions	105
15. Errata.....	112
15.1 Part Numbers Affected	112
15.2 Qualification Status.....	112
15.3 Errata Summary	112
16. Major Changes	113
Document History.....	115
Sales, Solutions, and Legal Information.....	116

1. Product Lineup

Memory Size

Product name	CY9AF311LA/MA/NA	CY9AF312LA/MA/NA	CY9AF314LA/MA/NA
On-chip Flash memory	64 Kbytes	128 Kbytes	256 Kbytes
On-chip SRAM	16 Kbytes	16 Kbytes	32 Kbytes

Product name	CY9AF315MA/NA	CY9AF316MA/NA
On-chip Flash memory	384 Kbytes	512 Kbytes
On-chip SRAM	32 Kbytes	32 Kbytes

Function

Product name		CY9AF311LA CY9AF312LA CY9AF314LA	CY9AF311MA CY9AF312MA CY9AF314MA CY9AF315MA CY9AF316MA	CY9AF311NA CY9AF312NA CY9AF314NA CY9AF315NA CY9AF316NA
Pin count		64	80	100
CPU		Cortex-M3		
Freq.		40 MHz		
Power supply voltage range		2.7 V to 5.5 V		
USB2.0 interface (Device/Host)		1 ch.		
DMAC		8 ch.		
External Bus Interface		-	Addr:21-bit (Max) Data:8-bit CS:4 (Max) Support: SRAM, NOR Flash	Addr:25-bit (Max) Data:8-/16-bit CS:8 (Max) Support: SRAM, NOR Flash
Multi-function Serial Interface (UART/CSIO/LIN/I ² C)		8 ch. (Max) ch.4 to ch.7: FIFO (16 steps x 9-bit) ch.0 to ch.3: No FIFO		
Base Timer (PWC/Reload timer/PWM/PPG)		8 ch. (Max)		
MF-Timer	A/D activation compare	3 ch.	1 unit	2 units (Max)
	Input capture	4 ch.		
	Free-run timer	3 ch.		
	Output compare	6 ch.		
	Waveform generator	3 ch.		
	PPG	3 ch.		
QPRC		2 ch. (Max)		
Dual Timer		1 unit		
Watch Counter		1 unit		
CRC Accelerator		Yes		
Watchdog timer		1 ch. (SW) + 1 ch. (HW)		
External Interrupts		8 pins (Max) + NMI × 1	11 pins (Max) + NMI × 1	16 pins (Max) + NMI × 1
I/O ports		51 pins (Max)	66 pins (Max)	83 pins (Max)
12-bit A/D converter		9 ch. (2 units)	12 ch. (3 units)	16 ch. (3 units)
CSV (Clock Super Visor)		Yes		
LVD (Low-Voltage Detector)		2 ch.		
Built-in CR	High-speed	4 MHz		
	Low-speed	100 kHz		
Debug Function		SWJ-DP		SWJ-DP/ETM

Note:

- All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use. See "12. Electrical Characteristics 12.4. AC Characteristics 12.4.3. Built-in CR Oscillation Characteristics" for accuracy of built-in CR.

2. Packages

Package	Product name	CY9AF311LA	CY9AF311MA	CY9AF311NA
		CY9AF312LA	CY9AF312MA	CY9AF312NA
		CY9AF314LA	CY9AF314MA	CY9AF314NA
			CY9AF315MA	CY9AF315NA
			CY9AF316MA	CY9AF316NA
LQFP: LQD064 (0.5 mm pitch)		○	-	-
LQFP: LQG064 (0.65 mm pitch)		○	-	-
QFN : VNC064 (0.5 mm pitch)		○	-	-
LQFP: LQH080 (0.5 mm pitch)		-	○	-
LQFP: LQI100 (0.5 mm pitch)		-	-	○
QFP : PQH100 (0.65 mm pitch)		-	-	○
BGA : LBC112 (0.8 mm pitch)		-	-	○*

○: Supported


*: CY9AF315NA, CY9AF316NA are planning

Note:

– See “14. Package Dimensions” for detailed information on each package.

3. Pin Assignment


LQI100



Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


PQH100



Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


LQH080



Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


LQD064/LQG064



Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.


LBC112



Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

VNC064



Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

4. List of Pin Functions

List of pin numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Pin No					Pin name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64			
1	79	B1	1	1	VCC	-	
2	80	C1	2	2	P50	E	H
					INT00_0		
					AIN0_2		
					SIN3_1		
				-	RTO10_0 (PPG10_0)		
					MADATA00_1		
3	81	C2	3	3	P51	E	H
					INT01_0		
					BIN0_2		
					SOT3_1 (SDA3_1)		
				-	RTO11_0 (PPG10_0)		
					MADATA01_1		
4	82	B3	4	4	P52	E	H
					INT02_0		
					ZIN0_2		
					SCK3_1 (SCL3_1)		
				-	RTO12_0 (PPG12_0)		
					MADATA02_1		
5	83	D1	5	-	P53	E	H
					SIN6_0		
					TIOA1_2		
					INT07_2		
					RTO13_0 (PPG12_0)		
MADATA03_1							
6	84	D2	6	-	P54	E	I
					SOT6_0 (SDA6_0)		
					TIOB1_2		
					RTO14_0 (PPG14_0)		
					MADATA04_1		

Pin No					Pin name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64			
7	85	D3	7	-	P55	E	I
					SCK6_0 (SCL6_0)		
					ADTG_1		
					RTO15_0 (PPG14_0)		
					MADATA05_1		
8	86	D5	8	-	P56	E	H
					INT08_2		
					DTT11X_0		
					MADATA06_1		
9	87	E1	9	5	P30	E	H
					AIN0_0		
					TIOB0_1		
					INT03_2		
				-	MADATA07_1		
10	88	E2	10	6	P31	E	H
					BIN0_0		
					TIOB1_1		
					SCK6_1 (SCL6_1)		
					INT04_2		
				-	MADATA08_1		
11	89	E3	11	7	P32	E	H
					ZIN0_0		
					TIOB2_1		
					SOT6_1 (SDA6_1)		
					INT05_2		
				-	MADATA09_1		
12	90	E4	12	8	P33	E	H
					INT04_0		
					TIOB3_1		
					SIN6_1		
					ADTG_6		
				-	MADATA10_1		
13	91	F1	-	-	P34	E	I
					FRCK0_0		
					TIOB4_1		
					MADATA11_1		

Pin No					Pin name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64			
14	92	F2	-	-	P35	E	H
					IC03_0		
					TIOB5_1		
					INT08_1		
					MADATA12_1		
15	93	F3	-	-	P36	E	H
					IC02_0		
					SIN5_2		
					INT09_1		
					MADATA13_1		
16	94	G1	-	-	P37	E	H
					IC01_0		
					SOT5_2 (SDA5_2)		
					INT10_1		
					MADATA14_1		
17	95	G2	-	-	P38	E	H
					IC00_0		
					SCK5_2 (SCL5_2)		
					INT11_1		
					MADATA15_1		
18	96	F4	13	9	P39	E	I
					DTTIOX_0		
					ADTG_2		
19	97	G3	14	10	P3A	G	I
					RTO00_0 (PPG00_0)		
					TIOA0_1		
20	98	H1	15	11	P3B	G	I
					RTO01_0 (PPG00_0)		
					TIOA1_1		
21	99	H2	16	12	P3C	G	I
					RTO02_0 (PPG02_0)		
					TIOA2_1		
22	100	G4	17	13	P3D	G	I
					RTO03_0 (PPG02_0)		
					TIOA3_1		
-	-	B2	-	-	VSS	-	

Pin No					Pin name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64			
23	1	H3	18	14	P3E	G	I
					RTO04_0 (PPG04_0)		
					TIOA4_1		
24	2	J2	19	15	P3F	G	I
					RTO05_0 (PPG04_0)		
					TIOA5_1		
25	3	L1	20	16	VSS	-	
26	4	J1	-	-	VCC	-	
27	5	J4	-	-	P40	G	H
					TIOA0_0		
					RTO10_1 (PPG10_1)		
					INT12_1		
28	6	L5	-	-	P41	G	H
					TIOA1_0		
					RTO11_1 (PPG10_1)		
					INT13_1		
29	7	K5	-	-	P42	G	I
					TIOA2_0		
					RTO12_1 (PPG12_1)		
30	8	J5	-	-	P43	G	I
					TIOA3_0		
					RTO13_1 (PPG12_1)		
					ADTG_7		
31	9	H5	21	-	P44	G	I
			-				
			-				
			-				
32	10	L6	22	-	P45	G	I
			-				
			-				
			-				
-	-	K2	-	-	VSS	-	
-	-	J3	-	-	VSS	-	
-	-	H4	-	-	VSS	-	

Pin No					Pin name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64			
33	11	L2	23	17	C	-	
34	12	L4	24	-	VSS	-	
35	13	K1	25	18	VCC	-	
36	14	L3	26	19	P46	D	M
					X0A		
37	15	K3	27	20	P47	D	N
					X1A		
38	16	K4	28	21	INITX	B	C
39	17	K6	29	-	P48	E	H
					DTT1X_1		
					INT14_1		
					SIN3_2		
					MAD02_1		
40	18	J6	30	22	P49	E	I
					TIOB0_0		
				AIN0_1			
				-	IC10_1		
					SOT3_2 (SDA3_2)		
MAD03_1							
41	19	L7	31	23	P4A	E	I
					TIOB1_0		
					BIN0_1		
				-	IC11_1		
					SCK3_2 (SCL3_2)		
MAD04_1							
42	20	K7	32	24	P4B	E	I
					TIOB2_0		
				ZIN0_1			
				-	IC12_1		
MAD05_1							
43	21	H6	33	25	P4C	E / I*	I
					TIOB3_0		
					SCK7_1 (SCL7_1)		
				-	AIN1_2		
					IC13_1		
					MAD06_1		

Pin No					Pin name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64			
44	22	J7	34	26	P4D	E / I*	I
					TIOB4_0		
					SOT7_1 (SDA7_1)		
				-	BIN1_2		
					FRCK1_1		
					MAD07_1		
45	23	K8	35	27	P4E	E / I*	I
					TIOB5_0		
					INT06_2		
				-	SIN7_1		
					ZIN1_2		
					MAD08_1		
46	24	K9	36	28	MD1	C	P
					PE0		
47	25	L8	37	29	MD0	J	D
48	26	L9	38	30	X0	A	A
					PE2		
49	27	L10	39	31	X1	A	B
					PE3		
50	28	L11	40	32	VSS	-	
51	29	K11	41	33	VCC	-	
52	30	J11	42	34	P10	F	K
					AN00		
53	31	J10	43	35	P11	F	L
					AN01		
					SIN1_1		
				-	INT02_1		
					FRCK0_2		
					MAD09_1		
54	32	J8	44	36	P12	F	K
					AN02		
					SOT1_1 (SDA1_1)		
				-	IC00_2		
					MAD10_1		
-	-	K10	-	-	VSS	-	
-	-	J9	-	-	VSS	-	

Pin No					Pin name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64			
55	33	H10	45	37	P13	F	K
					AN03		
					SCK1_1 (SCL1_1)		
					IC01_2		
-	MAD11_1						
56	34	H9	46	38	P14	F	L
					AN04		
					INT03_1		
					IC02_2		
					SIN0_1		
-	MAD12_1						
57	35	H7	47	39	P15	F	K
					AN05		
					IC03_2		
					SOT0_1 (SDA0_1)		
-	MAD13_1						
58	36	G10	48	-	P16	F	K
					AN06		
					SCK0_1 (SCL0_1)		
					MAD14_1		
59	37	G9	49	40	P17	F	L
					AN07		
					SIN2_2		
					INT04_1		
					-		
60	38	H11	50	41	AVCC	-	
61	39	F11	51	42	AVRH	-	
62	40	G11	52	43	AVSS	-	
63	41	G8	53	44	P18	F	K
					AN08		
					SOT2_2 (SDA2_2)		
-	MAD16_1						
64	42	F10	54	45	P19	F	K
					AN09		
					SCK2_2 (SCL2_2)		
					-		
-	-	H8	-	-	VSS	-	

Pin No					Pin name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64			
65	43	F9	55	-	P1A	F	L
					AN10		
					SIN4_1		
					INT05_1		
					IC00_1		
MAD18_1							
66	44	E11	56	-	P1B	F	K
					AN11		
					SOT4_1 (SDA4_1)		
					IC01_1		
					MAD19_1		
67	45	E10	-	-	P1C	F	K
					AN12		
					SCK4_1 (SCL4_1)		
					IC02_1		
					MAD20_1		
68	46	F8	-	-	P1D	F	K
					AN13		
					CTS4_1		
					IC03_1		
					MAD21_1		
69	47	E9	-	-	P1E	F	K
					AN14		
					RTS4_1		
					DTTI0X_1		
					MAD22_1		
70	48	D11	-	-	P1F	F	K
					AN15		
					ADTG_5		
					FRCK0_1		
					MAD23_1		
-	-	B10	-	-	VSS	-	
-	-	C9	-	-	VSS	-	

Pin No					Pin name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64			
71	49	D10	57	46	P23	E	I
					SCK0_0 (SCL0_0)		
			TIOA7_1				
			-	-	RTO00_1 (PPG00_1)		
72	50	E8	58	47	P22	E	I
					SOT0_0 (SDA0_0)		
				TIOB7_1			
				-	ZIN1_1		
73	51	C11	59	48	P21	E	H
					SIN0_0		
				INT06_1			
				-	BIN1_1		
74	52	C10	60	-	P20	E	H
					INT05_0		
					CROUT_0		
					AIN1_1		
					MAD24_1		
75	53	A11	-	-	VSS	-	
76	54	A10	-	-	VCC	-	
77	55	A9	61	49	P00	E	E
					TRSTX		
				-	MCSX7_1		
78	56	B9	62	50	P01	E	E
					TCK		
					SWCLK		
79	57	B11	63	51	P02	E	E
					TDI		
					-		
80	58	A8	64	52	P03	E	E
					TMS		
					SWDIO		
81	59	B8	65	53	P04	E	E
					TDO		
					SWO		
82	60	C8	-	-	P05	E	F
					TRACED0		
					TIOA5_2		
					SIN4_2		
					INT00_1		
					MCSX5_1		
-	-	D8	-	-	VSS	-	

Pin No					Pin name	I/O circuit type	Pin state type
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64			
83	61	D9	-	-	P06	E	F
					TRACED1		
					TIOB5_2		
					SOT4_2 (SDA4_2)		
					INT01_1		
					MCSX4_1		
84	62	A7	66	-	P07	E	G
			-		ADTG_0		
			-		MCLKOUT_1		
			-		TRACED2		
			-		SCK4_2 (SCL4_2)		
			-		-		
85	63	B7	-	-	P08	E	G
					TRACED3		
					TIOA0_2		
					CTS4_2		
					MCSX3_1		
					-		
86	64	C7	-	-	P09	E	G
					TRACECLK		
					TIOB0_2		
					RTS4_2		
					MCSX2_1		
					-		
87	65	D7	67	54	P0A	E / I*	H
				-	SIN4_0		
				-	INT00_2		
				-	FRCK1_0		
				-	MCSX1_1		
				-	-		
88	66	A6	68	55	P0B	E / I*	I
				-	SOT4_0 (SDA4_0)		
				-	TIOB6_1		
				-	IC10_0		
				-	MCSX0_1		
				-	-		
89	67	B6	69	56	P0C	E / I*	I
				-	SCK4_0 (SCL4_0)		
				-	TIOA6_1		
				-	IC11_0		
				-	MALE_1		
				-	-		
-	-	D4	-	-	VSS	-	-
-	-	C3	-	-	VSS	-	-

Pin No					Pin name	I/O circuit type	Pin state type						
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64									
90	68	C6	70	-	P0D	E	I						
					RTS4_0								
					TIOA3_2								
					IC12_0								
					MDQM0_1								
91	69	A5	71	-	P0E	E	I						
					CTS4_0								
					TIOB3_2								
					IC13_0								
					MDQM1_1								
92	70	B5	72	57	P0F	E	J						
					NMIX								
					CROUT_1								
93	71	D6	73	-	P63	E	H						
					INT03_0								
					MWEX_1								
94	72	C5	74	58	P62	E	I						
				SCK5_0 (SCL5_0)	ADTG_3								
								-	MOEX_1				
				95	73			B4	75	59	P61	E	I
											SOT5_0 (SDA5_0)		
TIOB2_2													
96	74	C4	76	60	P60	E / I*	H						
				SIN5_0	TIOA2_2								
								INT15_1					
				-	MRDY_1								
				97	75			A4	77	61	USBVCC	-	
98	76	A3	78	62	P80	H	O						
					UDM0								
99	77	A2	79	63	P81	H	O						
					UDP0								
100	78	A1	80	64	VSS	-							

*: 5V tolerant I/O on CY9AF315MA/NA and CY9AF316MA/NA

List of pin functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Module	Pin name	Function	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64	
ADC	ADTG_0	A/D converter external trigger input pin	84	62	A7	66	-	
	ADTG_1		7	85	D3	7	-	
	ADTG_2		18	96	F4	13	9	
	ADTG_3		94	72	C5	74	58	
	ADTG_4		-	-	-	-	-	
	ADTG_5		70	48	D11	-	-	
	ADTG_6		12	90	E4	12	8	
	ADTG_7		30	8	J5	-	-	
	ADTG_8		-	-	-	-	-	
	AN00	A/D converter analog input pin. ANxx describes ADC ch.xx.	52	30	J11	42	34	
	AN01		53	31	J10	43	35	
	AN02		54	32	J8	44	36	
	AN03		55	33	H10	45	37	
	AN04		56	34	H9	46	38	
	AN05		57	35	H7	47	39	
	AN06		58	36	G10	48	-	
	AN07		59	37	G9	49	40	
	AN08		63	41	G8	53	44	
	AN09		64	42	F10	54	45	
	AN10		65	43	F9	55	-	
	AN11		66	44	E11	56	-	
	AN12		67	45	E10	-	-	
	AN13		68	46	F8	-	-	
	AN14		69	47	E9	-	-	
	AN15		70	48	D11	-	-	
	Base Timer 0	TIOA0_0	Base timer ch.0 TIOA pin	27	5	J4	-	-
		TIOA0_1		19	97	G3	14	10
		TIOA0_2		85	63	B7	-	-
TIOB0_0		Base timer ch.0 TIOB pin	40	18	J6	30	22	
TIOB0_1			9	87	E1	9	5	
TIOB0_2			86	64	C7	-	-	
Base Timer 1	TIOA1_0	Base timer ch.1 TIOA pin	28	6	L5	-	-	
	TIOA1_1		20	98	H1	15	11	
	TIOA1_2		5	83	D1	5	-	
	TIOB1_0	Base timer ch.1 TIOB pin	41	19	L7	31	23	
	TIOB1_1		10	88	E2	10	6	
	TIOB1_2		6	84	D2	6	-	

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
Base Timer 2	TIOA2_0	Base timer ch.2 TIOA pin	29	7	K5	-	-
	TIOA2_1		21	99	H2	16	12
	TIOA2_2		96	74	C4	76	60
	TIOB2_0	Base timer ch.2 TIOB pin	42	20	K7	32	24
	TIOB2_1		11	89	E3	11	7
	TIOB2_2		95	73	B4	75	59
Base Timer 3	TIOA3_0	Base timer ch.3 TIOA pin	30	8	J5	-	-
	TIOA3_1		22	100	G4	17	13
	TIOA3_2		90	68	C6	70	-
	TIOB3_0	Base timer ch.3 TIOB pin	43	21	H6	33	25
	TIOB3_1		12	90	E4	12	8
	TIOB3_2		91	69	A5	71	-
Base Timer 4	TIOA4_0	Base timer ch.4 TIOA pin	31	9	H5	21	-
	TIOA4_1		23	1	H3	18	14
	TIOA4_2		-	-	-	-	-
	TIOB4_0	Base timer ch.4 TIOB pin	44	22	J7	34	26
	TIOB4_1		13	91	F1	-	-
	TIOB4_2		-	-	-	-	-
Base Timer 5	TIOA5_0	Base timer ch.5 TIOA pin	32	10	L6	22	-
	TIOA5_1		24	2	J2	19	15
	TIOA5_2		82	60	C8	-	-
	TIOB5_0	Base timer ch.5 TIOB pin	45	23	K8	35	27
	TIOB5_1		14	92	F2	-	-
	TIOB5_2		83	61	D9	-	-
Base Timer 6	TIOA6_1	Base timer ch.6 TIOA pin	89	67	B6	69	56
	TIOB6_1	Base timer ch.6 TIOB pin	88	66	A6	68	55
Base Timer 7	TIOA7_0	Base timer ch.7 TIOA pin	-	-	-	-	-
	TIOA7_1		71	49	D10	57	46
	TIOA7_2		-	-	-	-	-
	TIOB7_0	Base timer ch.7 TIOB pin	-	-	-	-	-
	TIOB7_1		72	50	E8	58	47
	TIOB7_2		-	-	-	-	-

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
Debugger	SWCLK	Serial wire debug interface clock input	78	56	B9	62	50
	SWDIO	Serial wire debug interface data input / output	80	58	A8	64	52
	SWO	Serial wire viewer output	81	59	B8	65	53
	TCK	JTAG test clock input	78	56	B9	62	50
	TDI	JTAG test data input	79	57	B11	63	51
	TDO	JTAG debug data output	81	59	B8	65	53
	TMS	JTAG test mode state input/output	80	58	A8	64	52
	TRACECLK	Trace CLK output of ETM	86	64	C7	-	-
	TRACED0	Trace data output of ETM	82	60	C8	-	-
	TRACED1		83	61	D9	-	-
	TRACED2		84	62	A7	-	-
	TRACED3		85	63	B7	-	-
	TRSTX	JTAG test reset Input	77	55	A9	61	49
External Bus	MAD00_1	External bus interface address bus	31	9	H5	21	-
	MAD01_1		32	10	L6	22	-
	MAD02_1		39	17	K6	29	-
	MAD03_1		40	18	J6	30	-
	MAD04_1		41	19	L7	31	-
	MAD05_1		42	20	K7	32	-
	MAD06_1		43	21	H6	33	-
	MAD07_1		44	22	J7	34	-
	MAD08_1		45	23	K8	35	-
	MAD09_1		53	31	J10	43	-
	MAD10_1		54	32	J8	44	-
	MAD11_1		55	33	H10	45	-
	MAD12_1		56	34	H9	46	-
	MAD13_1		57	35	H7	47	-
	MAD14_1		58	36	G10	48	-
	MAD15_1		59	37	G9	49	-
	MAD16_1		63	41	G8	53	-
	MAD17_1		64	42	F10	54	-
	MAD18_1		65	43	F9	55	-
	MAD19_1		66	44	E11	56	-
	MAD20_1		67	45	E10	-	-
	MAD21_1		68	46	F8	-	-
	MAD22_1		69	47	E9	-	-
	MAD23_1		70	48	D11	-	-
MAD24_1	74	52	C10	60	-		

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
External Bus	MCSX0_1	External bus interface chip select output pin	88	66	A6	68	-
	MCSX1_1		87	65	D7	67	-
	MCSX2_1		86	64	C7	-	-
	MCSX3_1		85	63	B7	-	-
	MCSX4_1		83	61	D9	-	-
	MCSX5_1		82	60	C8	-	-
	MCSX6_1		79	57	B11	63	-
	MCSX7_1		77	55	A9	61	-
	MDQM0_1	External bus interface byte mask signal output	90	68	C6	70	-
	MDQM1_1		91	69	A5	71	-
	MOEX_1	External bus interface read enable signal for SRAM	94	72	C5	74	-
	MWEX_1	External bus interface write enable signal for SRAM	93	71	D6	73	-
	MADATA00_1	External bus interface data bus	2	80	C1	2	-
	MADATA01_1		3	81	C2	3	-
	MADATA02_1		4	82	B3	4	-
	MADATA03_1		5	83	D1	5	-
	MADATA04_1		6	84	D2	6	-
	MADATA05_1		7	85	D3	7	-
	MADATA06_1		8	86	D5	8	-
	MADATA07_1		9	87	E1	9	-
	MADATA08_1		10	88	E2	10	-
	MADATA09_1		11	89	E3	11	-
	MADATA10_1		12	90	E4	12	-
	MADATA11_1		13	91	F1	-	-
	MADATA12_1		14	92	F2	-	-
	MADATA13_1		15	93	F3	-	-
	MADATA14_1		16	94	G1	-	-
	MADATA15_1		17	95	G2	-	-
	MALE_1		Address Latch enable signal for multiplex	89	67	B6	69
	MRDY_1	External RDY input signal	96	74	C4	76	-
MCLKOUT_1	External bus clock output	84	62	A7	66	-	

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
External Interrupt	INT00_0	External interrupt request 00 input pin	2	80	C1	2	2
	INT00_1		82	60	C8	-	-
	INT00_2		87	65	D7	67	54
	INT01_0	External interrupt request 01 input pin	3	81	C2	3	3
	INT01_1		83	61	D9	-	-
	INT02_0	External interrupt request 02 input pin	4	82	B3	4	4
	INT02_1		53	31	J10	43	35
	INT03_0	External interrupt request 03 input pin	93	71	D6	73	-
	INT03_1		56	34	H9	46	38
	INT03_2		9	87	E1	9	5
	INT04_0	External interrupt request 04 input pin	12	90	E4	12	8
	INT04_1		59	37	G9	49	40
	INT04_2		10	88	E2	10	6
	INT05_0	External interrupt request 05 input pin	74	52	C10	60	-
	INT05_1		65	43	F9	55	-
	INT05_2		11	89	E3	11	7
	INT06_1	External interrupt request 06 input pin	73	51	C11	59	48
	INT06_2		45	23	K8	35	27
	INT07_2	External interrupt request 07 input pin	5	83	D1	5	-
	INT08_1	External interrupt request 08 input pin	14	92	F2	-	-
	INT08_2		8	86	D5	8	-
	INT09_1	External interrupt request 09 input pin	15	93	F3	-	-
	INT10_1	External interrupt request 10 input pin	16	94	G1	-	-
INT11_1	External interrupt request 11 input pin	17	95	G2	-	-	
INT12_1	External interrupt request 12 input pin	27	5	J4	-	-	
INT13_1	External interrupt request 13 input pin	28	6	L5	-	-	
INT14_1	External interrupt request 14 input pin	39	17	K6	29	-	
INT15_1	External interrupt request 15 input pin	96	74	C4	76	60	
NMIX	Non-Maskable Interrupt input	92	70	B5	72	57	

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
GPIO	P00	General-purpose I/O port 0	77	55	A9	61	49
	P01		78	56	B9	62	50
	P02		79	57	B11	63	51
	P03		80	58	A8	64	52
	P04		81	59	B8	65	53
	P05		82	60	C8	-	-
	P06		83	61	D9	-	-
	P07		84	62	A7	66	-
	P08		85	63	B7	-	-
	P09		86	64	C7	-	-
	P0A		87	65	D7	67	54
	P0B		88	66	A6	68	55
	P0C		89	67	B6	69	56
	P0D		90	68	C6	70	-
	P0E		91	69	A5	71	-
	P0F		92	70	B5	72	57
	P10	52	General-purpose I/O port 1	30	J11	42	34
	P11	53		31	J10	43	35
	P12	54		32	J8	44	36
	P13	55		33	H10	45	37
	P14	56		34	H9	46	38
	P15	57		35	H7	47	39
	P16	58		36	G10	48	-
	P17	59		37	G9	49	40
	P18	63		41	G8	53	44
	P19	64		42	F10	54	45
	P1A	65		43	F9	55	-
	P1B	66		44	E11	56	-
	P1C	67		45	E10	-	-
	P1D	68		46	F8	-	-
P1E	69	47	E9	-	-		
P1F	70	48	D11	-	-		
P20	74	General-purpose I/O port 2	52	C10	60	-	
P21	73		51	C11	59	48	
P22	72		50	E8	58	47	
P23	71		49	D10	57	46	

Module	Pin name	Function	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64	
GPIO	P30	General-purpose I/O port 3	9	87	E1	9	5	
	P31		10	88	E2	10	6	
	P32		11	89	E3	11	7	
	P33		12	90	E4	12	8	
	P34		13	91	F1	-	-	
	P35		14	92	F2	-	-	
	P36		15	93	F3	-	-	
	P37		16	94	G1	-	-	
	P38		17	95	G2	-	-	
	P39		18	96	F4	13	9	
	P3A		19	97	G3	14	10	
	P3B		20	98	H1	15	11	
	P3C		21	99	H2	16	12	
	P3D		22	100	G4	17	13	
	P3E		23	1	H3	18	14	
	P3F		24	2	J2	19	15	
	P40	27	General-purpose I/O port 4	5	5	J4	-	-
	P41	28		6	6	L5	-	-
	P42	29		7	7	K5	-	-
	P43	30		8	8	J5	-	-
	P44	31		9	9	H5	21	-
	P45	32		10	10	L6	22	-
	P46	36		14	14	L3	26	19
	P47	37		15	15	K3	27	20
	P48	39		17	17	K6	29	-
	P49	40		18	18	J6	30	22
	P4A	41		19	19	L7	31	23
	P4B	42		20	20	K7	32	24
	P4C	43		21	21	H6	33	25
	P4D	44		22	22	J7	34	26
	P4E	45		23	23	K8	35	27
	P50	2		General-purpose I/O port 5	80	80	C1	2
	P51	3	81		81	C2	3	3
	P52	4	82		82	B3	4	4
	P53	5	83		83	D1	5	-
	P54	6	84		84	D2	6	-
	P55	7	85		85	D3	7	-
	P56	8	86		86	D5	8	-
	P60	96	General-purpose I/O port 6		74	74	C4	76
	P61	95		73	73	B4	75	59
	P62	94		72	72	C5	74	58
	P63	93		71	71	D6	73	-
	P80	98	General-purpose I/O port 8	76	76	A3	78	62
	P81	99		77	77	A2	79	63
	PE0	46	General-purpose I/O port E	24	24	K9	36	28
	PE2	48		26	26	L9	38	30
	PE3	49		27	27	L10	39	31

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
Multi Function Serial 0	SIN0_0	Multifunction serial interface ch.0 input pin	73	51	C11	59	48
	SIN0_1		56	34	H9	46	-
	SOT0_0 (SDA0_0)	Multifunction serial interface ch.0 output pin This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I ² C (operation mode 4).	72	50	E8	58	47
	SOT0_1 (SDA0_1)		57	35	H7	47	-
	SCK0_0 (SCL0_0)	Multifunction serial interface ch.0 clock I/O pin This pin operates as SCK0 when it is used in a CSIO (operation modes 2) and as SCL0 when it is used in an I ² C (operation mode 4).	71	49	D10	57	46
	SCK0_1 (SCL0_1)		58	36	G10	48	-
Multi Function Serial 1	SIN1_1	Multifunction serial interface ch.1 input pin	53	31	J10	43	35
	SOT1_1 (SDA1_1)	Multifunction serial interface ch.1 output pin This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I ² C (operation mode 4).	54	32	J8	44	36
	SCK1_1 (SCL1_1)	Multifunction serial interface ch.1 clock I/O pin This pin operates as SCK1 when it is used in a CSIO (operation modes 2) and as SCL1 when it is used in an I ² C (operation mode 4).	55	33	H10	45	37
Multi Function Serial 2	SIN2_2	Multifunction serial interface ch.2 input pin	59	37	G9	49	40
	SOT2_2 (SDA2_2)	Multifunction serial interface ch.2 output pin This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I ² C (operation mode 4).	63	41	G8	53	44
	SCK2_2 (SCL2_2)	Multifunction serial interface ch.2 clock I/O pin This pin operates as SCK2 when it is used in a CSIO (operation modes 2) and as SCL2 when it is used in an I ² C (operation mode 4).	64	42	F10	54	45
Multi Function Serial 3	SIN3_1	Multifunction serial interface ch.3 input pin	2	80	C1	2	2
	SIN3_2		39	17	K6	29	-
	SOT3_1 (SDA3_1)	Multifunction serial interface ch.3 output pin This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4).	3	81	C2	3	3
	SOT3_2 (SDA3_2)		40	18	J6	30	-
	SCK3_1 (SCL3_1)	Multifunction serial interface ch.3 clock I/O pin This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I ² C (operation mode 4).	4	82	B3	4	4
	SCK3_2 (SCL3_2)		41	19	L7	31	-

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
Multi Function Serial 4	SIN4_0	Multifunction serial interface ch.4 input pin	87	65	D7	67	54
	SIN4_1		65	43	F9	55	-
	SIN4_2		82	60	C8	-	-
	SOT4_0 (SDA4_0)	Multifunction serial interface ch.4 output pin This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I ² C (operation mode 4).	88	66	A6	68	55
	SOT4_1 (SDA4_1)		66	44	E11	56	-
	SOT4_2 (SDA4_2)		83	61	D9	-	-
	SCK4_0 (SCL4_0)	Multifunction serial interface ch.4 clock I/O pin This pin operates as SCK4 when it is used in a CSIO (operation modes 2) and as SCL4 when it is used in an I ² C (operation mode 4).	89	67	B6	69	56
	SCK4_1 (SCL4_1)		67	45	E10	-	-
	SCK4_2 (SCL4_2)		84	62	A7	-	-
	RTS4_0	Multifunction serial interface ch.4 RTS output pin	90	68	C6	70	-
	RTS4_1		69	47	E9	-	-
	RTS4_2		86	64	C7	-	-
	CTS4_0	Multifunction serial interface ch.4 CTS input pin	91	69	A5	71	-
	CTS4_1		68	46	F8	-	-
CTS4_2	85		63	B7	-	-	
Multi Function Serial 5	SIN5_0	Multifunction serial interface ch.5 input pin	96	74	C4	76	60
	SIN5_2		15	93	F3	-	-
	SOT5_0 (SDA5_0)	Multifunction serial interface ch.5 output pin This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I ² C (operation mode 4).	95	73	B4	75	59
	SOT5_2 (SDA5_2)		16	94	G1	-	-
	SCK5_0 (SCL5_0)	Multifunction serial interface ch.5 clock I/O pin This pin operates as SCK5 when it is used in a CSIO (operation modes 2) and as SCL5 when it is used in an I ² C (operation mode 4).	94	72	C5	74	58
SCK5_2 (SCL5_2)	17		95	G2	-	-	

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
Multi Function Serial 6	SIN6_0	Multifunction serial interface ch.6 input pin	5	83	D1	5	-
	SIN6_1		12	90	E4	12	8
	SOT6_0 (SDA6_0)	Multifunction serial interface ch.6 output pin This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I ² C (operation mode 4).	6	84	D2	6	-
	SOT6_1 (SDA6_1)		11	89	E3	11	7
	SCK6_0 (SCL6_0)	Multifunction serial interface ch.6 clock I/O pin This pin operates as SCK6 when it is used in a CSIO (operation modes 2) and as SCL6 when it is used in an I ² C (operation mode 4).	7	85	D3	7	-
	SCK6_1 (SCL6_1)		10	88	E2	10	6
Multi Function Serial 7	SIN7_1	Multifunction serial interface ch.7 input pin	45	23	K8	35	27
	SOT7_1 (SDA7_1)	Multifunction serial interface ch.7 output pin This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I ² C (operation mode 4).	44	22	J7	34	26
	SCK7_1 (SCL7_1)	Multifunction serial interface ch.7 clock I/O pin This pin operates as SCK7 when it is used in a CSIO (operation modes 2) and as SCL7 when it is used in an I ² C (operation mode 4).	43	21	H6	33	25

Module	Pin name	Function	Pin No					
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64	
Multi Function Timer 0	DTT10X_0	Input signal of wave form generator to control outputs RTO00 to RTO05 of multi-function timer 0	18	96	F4	13	9	
	DTT10X_1		69	47	E9	-	-	
	FRCK0_0	16-bit free-run timer ch.0 external clock input pin	13	91	F1	-	-	
	FRCK0_1		70	48	D11	-	-	
	FRCK0_2		53	31	J10	43	35	
	IC00_0	16-bit input capture input pin of multi-function timer 0 ICxx describes channel number.	17	95	G2	-	-	
	IC00_1		65	43	F9	55	-	
	IC00_2		54	32	J8	44	36	
	IC01_0		16	94	G1	-	-	
	IC01_1		66	44	E11	56	-	
	IC01_2		55	33	H10	45	37	
	IC02_0		15	93	F3	-	-	
	IC02_1		67	45	E10	-	-	
	IC02_2		56	34	H9	46	38	
	IC03_0		14	92	F2	-	-	
	IC03_1		68	46	F8	-	-	
	IC03_2		57	35	H7	47	39	
	RTO00_0 (PPG00_0)		Wave form generator output of multi-function timer 0 This pin operates as PPG00 when it is used in PPG 0 output modes.	19	97	G3	14	10
	RTO00_1 (PPG00_1)			71	49	D10	-	-
	RTO01_0 (PPG00_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG00 when it is used in PPG 0 output modes.	20	98	H1	15	11	
	RTO02_0 (PPG02_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG02 when it is used in PPG 0 output modes.	21	99	H2	16	12	
	RTO03_0 (PPG02_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG02 when it is used in PPG 0 output modes.	22	100	G4	17	13	
	RTO04_0 (PPG04_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG04 when it is used in PPG 0 output modes.	23	1	H3	18	14	
	RTO05_0 (PPG04_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG04 when it is used in PPG 0 output modes.	24	2	J2	19	15	

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
Multi Function Timer 1	DTT1X_0	Input signal of wave form generator to control outputs RTO10 to RTO15 of multi-function timer 1	8	86	D5	8	-
	DTT1X_1		39	17	K6	29	-
	FRCK1_0	16-bit free-run timer ch.1 external clock input pin	87	65	D7	67	-
	FRCK1_1		44	22	J7	34	-
	IC10_0	16-bit input capture input pin of multi-function timer 1 ICxx describes channel number.	88	66	A6	68	-
	IC10_1		40	18	J6	30	-
	IC11_0		89	67	B6	69	-
	IC11_1		41	19	L7	31	-
	IC12_0		90	68	C6	70	-
	IC12_1		42	20	K7	32	-
	IC13_0		91	69	A5	71	-
	IC13_1		43	21	H6	33	-
	RTO10_0 (PPG10_0)	Wave form generator output of multi-function timer 1 This pin operates as PPG10 when it is used in PPG 1 output modes.	2	80	C1	2	-
	RTO10_1 (PPG10_1)		27	5	J4	-	-
	RTO11_0 (PPG10_0)	Wave form generator output of multi-function timer 1 This pin operates as PPG10 when it is used in PPG 1 output modes.	3	81	C2	3	-
	RTO11_1 (PPG10_1)		28	6	L5	-	-
	RTO12_0 (PPG12_0)	Wave form generator output of multi-function timer 1 This pin operates as PPG12 when it is used in PPG 1 output modes.	4	82	B3	4	-
	RTO12_1 (PPG12_1)		29	7	K5	-	-
	RTO13_0 (PPG12_0)	Wave form generator output of multi-function timer 1 This pin operates as PPG12 when it is used in PPG 1 output modes.	5	83	D1	5	-
	RTO13_1 (PPG12_1)		30	8	J5	-	-
RTO14_0 (PPG14_0)	Wave form generator output of multi-function timer 1 This pin operates as PPG14 when it is used in PPG 1 output modes.	6	84	D2	6	-	
RTO14_1 (PPG14_1)		31	9	H5	21	-	
RTO15_0 (PPG14_0)	Wave form generator output of multi-function timer 1 This pin operates as PPG14 when it is used in PPG 1 output modes.	7	85	D3	7	-	
RTO15_1 (PPG14_1)		32	10	L6	22	-	

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
Quadrature Position/ Revolution Counter 0	AIN0_0	QPRC ch.0 AIN input pin	9	87	E1	9	5
	AIN0_1		40	18	J6	30	22
	AIN0_2		2	80	C1	2	2
	BIN0_0	QPRC ch.0 BIN input pin	10	88	E2	10	6
	BIN0_1		41	19	L7	31	23
	BIN0_2		3	81	C2	3	3
	ZIN0_0	QPRC ch.0 ZIN input pin	11	89	E3	11	7
	ZIN0_1		42	20	K7	32	24
	ZIN0_2		4	82	B3	4	4
Quadrature Position/ Revolution Counter 1	AIN1_1	QPRC ch.1 AIN input pin	74	52	C10	60	-
	AIN1_2		43	21	H6	33	25
	BIN1_1	QPRC ch.1 BIN input pin	73	51	C11	59	-
	BIN1_2		44	22	J7	34	26
	ZIN1_1	QPRC ch.1 ZIN input pin	72	50	E8	58	-
	ZIN1_2		45	23	K8	35	27
USB	UDM0	USB Device / HOST D – pin	98	76	A3	78	62
	UDP0	USB Device / HOST D + pin	99	77	A2	79	63
	UHCONX	USB external pull-up control pin	95	73	B4	75	59

Module	Pin name	Function	Pin No				
			LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64 QFN-64
Reset	INITX	External Reset Input. A reset is valid when INITX=L	38	16	K4	28	21
Mode	MD0	Mode 0 pin During normal operation, MD0=L must be input. During serial programming to flash memory, MD0=H must be input.	47	25	L8	37	29
	MD1	Mode 1 pin During serial programming to flash memory, MD1=L must be input.	46	24	K9	36	28
Power	VCC	Power supply Pin	1	79	B1	1	1
	VCC	Power supply Pin	26	4	J1	-	-
	VCC	Power supply pin	35	13	K1	25	18
	VCC	Power supply pin	51	29	K11	41	33
	VCC	Power supply pin	76	54	A10	-	-
	USBVCC	3.3V Power supply port for USB I/O	97	75	A4	77	61
GND	VSS	GND Pin	-	-	B2	-	-
	VSS	GND pin	25	3	L1	20	16
	VSS	GND pin	-	-	K2	-	-
	VSS	GND pin	-	-	J3	-	-
	VSS	GND pin	-	-	H4	-	-
	VSS	GND pin	34	12	L4	24	-
	VSS	GND pin	50	28	L11	40	32
	VSS	GND pin	-	-	K10	-	-
	VSS	GND pin	-	-	J9	-	-
	VSS	GND pin	-	-	H8	-	-
	VSS	GND pin	-	-	B10	-	-
	VSS	GND pin	-	-	C9	-	-
	VSS	GND pin	75	53	A11	-	-
	VSS	GND pin	-	-	D8	-	-
	VSS	GND pin	-	-	D4	-	-
	VSS	GND pin	-	-	C3	-	-
VSS	GND pin	100	78	A1	80	64	
Clock	X0	Main clock (oscillation) input pin	48	26	L9	38	30
	X0A	Sub clock (oscillation) input pin	36	14	L3	26	19
	X1	Main clock (oscillation) I/O pin	49	27	L10	39	31
	X1A	Sub clock (oscillation) I/O pin	37	15	K3	27	20
	CROUT_0	Built-in high-speed CR-osc clock output port	74	52	C10	60	-
	CROUT_1		92	70	B5	72	57
Analog Power	AVCC	A/D converter analog power supply pin	60	38	H11	50	41
	AVRH	A/D converter analog reference voltage input pin	61	39	F11	51	42
Analog GND	AVSS	A/D converter GND pin	62	40	G11	52	43
C pin	C	Power stabilization capacity pin	33	11	L2	23	17

Note:

- While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.



5. I/O Circuit Type

Type	Circuit	Remarks
A		<p>It is possible to select the main oscillation / GPIO function</p> <p>When the main oscillation is selected.</p> <ul style="list-style-type: none"> • Oscillation feedback resistor : Approximately 1 MΩ • With Standby mode control <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> • CMOS level output. • CMOS level hysteresis input • With pull-up resistor control • With standby mode control • Pull-up resistor : Approximately 50 kΩ • I_{OH} = - 4 mA, I_{OL} = 4 mA
B		<ul style="list-style-type: none"> • CMOS level hysteresis input • Pull-up resistor : Approximately 50 kΩ

Type	Circuit	Remarks
C		<ul style="list-style-type: none"> • Open drain output • CMOS level hysteresis input
D		<p>It is possible to select the sub oscillation / GPIO function</p> <p>When the sub oscillation is selected.</p> <ul style="list-style-type: none"> • Oscillation feedback resistor : Approximately 5 MΩ • With Standby mode control <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> • CMOS level output. • CMOS level hysteresis input • With pull-up resistor control • With standby mode control • Pull-up resistor : Approximately 50 kΩ • I_{OH} = - 4 mA, I_{OL} = 4 mA

Type	Circuit	Remarks
E	<p>The circuit diagram for Type E shows a pull-up resistor R connected to a node that branches into two paths. One path goes to a P-ch transistor, which is connected to a Digital output. The other path goes to an N-ch transistor, which is also connected to a Digital output. The gates of both transistors are connected to a Digital input. A Standby mode control signal is connected to the gates of both transistors through an AND gate. The source of the N-ch transistor is connected to ground. A Pull-up resistor control signal is connected to the gates of both transistors through an AND gate.</p>	<ul style="list-style-type: none"> • CMOS level output • CMOS level hysteresis input • With pull-up resistor control • With standby mode control • Pull-up resistor : Approximately 50 kΩ • $I_{OH} = -4 \text{ mA}$, $I_{OL} = 4 \text{ mA}$ • When this pin is used as an I²C pin, the digital output P-ch transistor is always off • +B input is available
F	<p>The circuit diagram for Type F shows a pull-up resistor R connected to a node that branches into three paths. One path goes to a P-ch transistor, which is connected to a Digital output. The second path goes to an N-ch transistor, which is also connected to a Digital output. The gates of both transistors are connected to a Digital input. A Standby mode control signal is connected to the gates of both transistors through an AND gate. The source of the N-ch transistor is connected to ground. A Pull-up resistor control signal is connected to the gates of both transistors through an AND gate. An Input control signal is connected to the gates of both transistors through an AND gate. An Analog input signal is connected to the gates of both transistors through an AND gate.</p>	<ul style="list-style-type: none"> • CMOS level output • CMOS level hysteresis input • With input control • Analog input • With pull-up resistor control • With standby mode control • Pull-up resistor : Approximately 50 kΩ • $I_{OH} = -4 \text{ mA}$, $I_{OL} = 4 \text{ mA}$ • When this pin is used as an I²C pin, the digital output P-ch transistor is always off • +B input is available

Type	Circuit	Remarks
G	<p>The diagram shows a CMOS output stage. A pull-up resistor 'R' is connected to the output node. The output node is driven by a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The P-ch MOSFET's gate is connected to a 'Digital input' through an inverter. The N-ch MOSFET's gate is connected to a 'Standby mode control' input through an inverter. The gates of both MOSFETs are also connected to a 'Pull-up resistor control' input. The output of the P-ch MOSFET is labeled 'Digital output'.</p>	<ul style="list-style-type: none"> • CMOS level output • CMOS level hysteresis input • With pull-up resistor control • With standby mode control • Pull-up resistor : Approximately 50 kΩ • $I_{OH} = -12\text{ mA}$, $I_{OL} = 12\text{ mA}$ • +B input is available
H	<p>The diagram is a complex logic circuit. It features several input blocks labeled 'EBP' and 'EBM'. The circuit includes multiple inverters, AND gates, and OR gates. The outputs are labeled as follows: <ul style="list-style-type: none"> GPIO Digital output GPIO Digital input/output direction GPIO Digital input GPIO Digital input circuit control UDP(+)output USB full-speed, low-speed control UDP(+)input Differential input USB/GPIO select UDM(-)input UDM(-)output USB input/output direction GPIO Digital output GPIO Digital input/output direction GPIO Digital input GPIO Digital input circuit control </p>	<ul style="list-style-type: none"> • It is possible to select the USB IO / GPIO function. <p>When the USB IO is selected.</p> <ul style="list-style-type: none"> • Full-speed, Low-speed control <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> • CMOS level output • CMOS level hysteresis input • With standby mode control • $I_{OH} = -20.5\text{ mA}$, $I_{OL} = 18.5\text{ mA}$

Type	Circuit	Remarks
I	 <p>The diagram shows a CMOS output stage. A pull-up resistor labeled 'R' is connected to the output node. The output node is connected to the gates of a P-channel MOSFET (labeled 'P-ch') and an N-channel MOSFET (labeled 'N-ch'). The P-ch MOSFET's source is connected to the supply rail, and its drain is the output node. The N-ch MOSFET's source is connected to ground, and its drain is the output node. The output node is also connected to a digital input pin. A standby mode control input is connected to the output node through an inverter.</p>	<ul style="list-style-type: none"> • CMOS level output • CMOS level hysteresis input • 5V tolerant • With standby mode control • $I_{OH} = -4 \text{ mA}$, $I_{OL} = 4 \text{ mA}$ • When this pin is used as an I²C pin, the digital output P-ch transistor is always off
J	 <p>The diagram shows a Mode Input pin. It is connected to a resistor, which is then connected to an inverter. The output of the inverter is connected to a buffer, which drives the Mode Input pin.</p>	<p>CMOS level hysteresis input</p>

6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNP junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
When you open Dry Package that recommends humidity 40% to 70% relative humidity.
3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity
Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
2. Discharge of Static Electricity
When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
3. Corrosive Gases, Dust, or Oil
Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
4. Radiation, Including Cosmic Radiation
Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
5. Smoke, Flame
CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

7. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 μF be connected as a bypass capacitor between each Power supply pin and GND pin, between AVCC pin and AVSS pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/ μs when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit


Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Using an external clock

When using an external clock, the clock signal should be driven to the X0,X0A pin only and the X1,X1A pin should be kept open.




Handling when using Multi-function serial pin as I²C pin

If it is using the multi function serial pin as I²C pins, P-ch transistor of digital output is always disabled. However, I²C pins need to keep the electrical characteristic like other pins and not to connect to the external I²C bus system with power OFF.

C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_s) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7 μF would be recommended for this series.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistor stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Notes on power-on

Turn power on/off in the following order or at the same time.
If not using the A/D converter, connect $\text{AVCC} = \text{VCC}$ and $\text{AVSS} = \text{VSS}$.

Turning on: VCC \rightarrow USBVCC
VCC \rightarrow AVCC \rightarrow AVRH

Turning off: AVRH \rightarrow AVCC \rightarrow VCC
USBVCC \rightarrow VCC

Serial Communication


There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise. Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in features among the products with different memory sizes and between Flash products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

8. Block Diagram



*1: For the CY9AF311LA/MA, F312LA/MA, CY9AF314LA/MA, CY9AF315MA and CY9AF316MA, ETM is not available.


*2: For the CY9AF311LA, F312LA and CY9AF314LA, the External Bus Interface and 12-bit A/D Converter (unit 2) are not available. And the Multi-function Serial Interface does not support hardware flow control in these products.

9. Memory Size


See "Memory size" in "1. Product Lineup" to confirm the memory size.

10. Memory Map

Memory Map (1)




Memory Map (2)



See "CY9A310/110 Series Flash programming Manual" for sector structure of Flash.

Memory Map (3)



See "CY9A310A/110A Series Flash programming Manual" for sector structure of Flash.

Peripheral Address Map

Start address	End address	Bus	Peripherals	
0x4000_0000 _H	0x4000_0FFF _H	AHB	Flash Memory I/F register	
0x4000_1000 _H	0x4000_FFFF _H		Reserved	
0x4001_0000 _H	0x4001_0FFF _H	APB0	Clock/Reset Control	
0x4001_1000 _H	0x4001_1FFF _H		Hardware Watchdog timer	
0x4001_2000 _H	0x4001_2FFF _H		Software Watchdog timer	
0x4001_3000 _H	0x4001_4FFF _H		Reserved	
0x4001_5000 _H	0x4001_5FFF _H		Dual-Timer	
0x4001_6000 _H	0x4001_FFFF _H		Reserved	
0x4002_0000 _H	0x4002_0FFF _H		APB1	Multi-function timer unit0
0x4002_1000 _H	0x4002_1FFF _H	Multi-function timer unit1		
0x4002_2000 _H	0x4002_3FFF _H	Reserved		
0x4002_4000 _H	0x4002_4FFF _H	PPG		
0x4002_5000 _H	0x4002_5FFF _H	Base Timer		
0x4002_6000 _H	0x4002_6FFF _H	Quadrature Position/Revolution Counter		
0x4002_7000 _H	0x4002_7FFF _H	A/D Converter		
0x4002_8000 _H	0x4002_DFFF _H	Reserved		
0x4002_E000 _H	0x4002_EFFF _H	Built-in CR trimming		
0x4002_F000 _H	0x4002_FFFF _H	Reserved		
0x4003_0000 _H	0x4003_0FFF _H	APB2	External Interrupt Controller	
0x4003_1000 _H	0x4003_1FFF _H		Interrupt Source Check Register	
0x4003_2000 _H	0x4003_2FFF _H		Reserved	
0x4003_3000 _H	0x4003_3FFF _H		GPIO	
0x4003_4000 _H	0x4003_4FFF _H		Reserved	
0x4003_5000 _H	0x4003_5FFF _H		Low-Voltage Detector	
0x4003_6000 _H	0x4003_6FFF _H		USB clock generator	
0x4003_7000 _H	0x4003_7FFF _H		Reserved	
0x4003_8000 _H	0x4003_8FFF _H		Multi-function serial	
0x4003_9000 _H	0x4003_9FFF _H		CRC	
0x4003_A000 _H	0x4003_AFFF _H		Watch Counter	
0x4003_B000 _H	0x4003_EFFF _H		Reserved	
0x4003_F000 _H	0x4003_FFFF _H		External bus interface	
0x4004_0000 _H	0x4004_FFFF _H		AHB	USB ch.0
0x4005_0000 _H	0x4005_FFFF _H			Reserved
0x4006_0000 _H	0x4006_0FFF _H	DMAC register		
0x4006_1000 _H	0x4006_1FFF _H	Reserved		
0x4006_2000 _H	0x4006_2FFF _H	Reserved		
0x4006_3000 _H	0x4006_3FFF _H	Reserved		
0x4006_4000 _H	0x41FF_FFFF _H	Reserved		

11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■ **INITX=0**

This is the period when the INITX pin is the "L" level.

■ **INITX=1**

This is the period when the INITX pin is the "H" level.

■ **SPL=0**

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "0".

■ **SPL=1**

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "1".

■ **Input enabled**

Indicates that the input function can be used.

■ **Internal input fixed at "0"**

This is the status that the input function cannot be used. Internal input is fixed at "L".

■ **Hi-Z**

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■ **Setting disabled**

Indicates that the setting is disabled.

■ **Maintain previous state**

Maintains the state that was immediately prior to entering the current mode.
If a built-in peripheral function is operating, the output follows the peripheral function.
If the pin is being used as a port, that output is maintained.

■ **Analog input is enabled**

Indicates that the analog input is enabled.

■ **Trace output**

Indicates that the trace function can be used.

List of Pin Status

Pin status type	Function group	Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode or STOP mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable	
		-	INITX=0	INITX=1	INITX=1	INITX=1	
		-	-	-	-	SPL=0	SPL=1
A	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
B	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Main crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enabled	Hi-Z/ Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state	Maintain previous state/ Hi-Z at oscillation stop*/ Internal input fixed at "0"	Maintain previous state/ Hi-Z at oscillation stop*/ Internal input fixed at "0"
C	INITX input pin	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
E	JTAG selected	Hi-Z	Pull-up/ Input enabled	Pull-up/ Input enabled	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected	Setting disabled	Setting disabled	Setting disabled			Hi-Z/ Internal input fixed at "0"
F	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output
	External interrupt enabled selected						Maintain previous state
	GPIO selected, or resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"
G	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output
	GPIO selected, or resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"

Pin status type	Function group	Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode or STOP mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable	
		-	INITX=0	INITX=1	INITX=1	INITX=1	
		-	-	-	-	SPL=0	SPL=1
H	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected, or resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"
I	GPIO selected, resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
J	NMIX selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected, or resource other than above selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"
K	Analog input selected	Hi-Z	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled
	GPIO selected, or resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
L	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state
	Analog input selected	Hi-Z	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled	Hi-Z/ Internal input fixed at "0"/ Analog input enabled
	GPIO selected, or resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
M	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Sub crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled

Pin status type	Function group	Power-on reset or low voltage detection type	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode or STOP mode state	
		Power supply unstable	Power supply stable		Power supply stable	Power supply stable	
		-	INITX=0	INITX=1	INITX=1	INITX=1	
		-	-	-	-	SPL=0	SPL=1
N	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	Sub crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enabled	Hi-Z/ Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state	Maintain previous state/ Hi-Z at oscillation stop*2/ Internal input fixed at "0"	Maintain previous state/ Hi-Z at oscillation stop*2/ Internal input fixed at "0"
O	GPIO selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"
	USB I/O pin	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Hi-Z at transmission/ Input enabled/ Internal input fixed at "0" at reception	Hi-Z at transmission/ Input enabled/ Internal input fixed at "0" at reception
P	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/Input enabled

*1: Oscillation is stopped at sub timer mode, low speed CR timer mode, and stop mode.

*2: Oscillation is stopped at stop mode.

12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1, *2	V _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Power supply voltage (for USB) *1, *3	USBV _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog power supply voltage*1, *4	AV _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog reference voltage*1, *4	AV _{RH}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Input voltage*1	V _I	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5V)	V	Except for USB pin
		V _{SS} - 0.5	USBV _{CC} + 0.5 (≤ 6.5 V)	V	USB pin
		V _{SS} - 0.5	V _{SS} + 6.5	V	5V tolerant
Analog pin input voltage*1	V _{IA}	V _{SS} - 0.5	AV _{CC} + 0.5 (≤ 6.5 V)	V	
Output voltage*1	V _O	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
Clamp maximum current	I _{CLAMP}	-2	+2	mA	*8
Clamp total maximum current	Σ[I _{CLAMP}]		+20	mA	*8
"L" level maximum output current*5	I _{OL}	-	10	mA	4mA type
			20	mA	12mA type
			39	mA	P80, P81
"L" level average output current*6	I _{OLAV}	-	4	mA	4mA type
			12	mA	12mA type
			18.5	mA	P80, P81
"L" level total maximum output current	ΣI _{OL}	-	100	mA	
"L" level total average output current*7	ΣI _{OLAV}	-	50	mA	
"H" level maximum output current*5	I _{OH}	-	- 10	mA	4mA type
			- 20	mA	12mA type
			- 39	mA	P80, P81
"H" level average output current*6	I _{OHAV}	-	- 4	mA	4mA type
			- 12	mA	12mA type
			- 20.5	mA	P80, P81
"H" level total maximum output current	ΣI _{OH}	-	- 100	mA	
"H" level total average output current*7	ΣI _{OHAV}	-	- 50	mA	
Power consumption	P _D	-	300	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

*1: These parameters are based on the condition that V_{SS} = AV_{SS} = 0.0 V.

*2: V_{CC} must not drop below V_{SS} - 0.5 V.

*3: USBV_{CC} must not drop below V_{SS} - 0.5 V.


*4: Be careful not to exceed V_{CC} + 0.5 V, for example, when the power is turned on.

*5: The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

*6: The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

*7: The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms.

- *8:
- See “4. List of Pin Functions” and “5. I/O Circuit Type” about +B input available pin.
 - Use within recommended operating conditions.
 - Use at DC voltage (current) the +B input.
 - The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the device drive current is low, such as in the low-power consumption modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.
 - Note that if a +B signal is input when the device power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - The following is a recommended circuit example (I/O equivalent circuit).



WARNING:

- Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

12.2 Recommended Operating Conditions

(V_{SS} = AV_{SS} = 0.0V)

Parameter	Symbol	Conditions	Value		Unit	Remarks	
			Min	Max			
Power supply voltage	V _{CC}	-	2.7 ^{*4}	5.5	V		
Power supply voltage (3V power supply) for USB	USBV _{CC}		3.0	3.6 (≤ V _{CC})	V	*1	
			2.7	5.5 (≤ V _{CC})		*2	
Analog power supply voltage	AV _{CC}	-	2.7	5.5	V	AV _{CC} = V _{CC}	
Analog reference voltage	AV _{RH}	-	2.7	AV _{CC}	V		
Smoothing capacitor	C _S	-	1	10	μF	For built-in regulator ^{*3}	
Operating temperature	LQI100 LQH080 LQD064 LQG064 VNC064 LBC112	T _A	-	- 40	+ 105	°C	
	PQH100	T _A	When mounted on four-layer PCB	- 40	+ 105	°C	
			When mounted on double-sided single-layer PCB	- 40	+ 105	°C	I _{CC} ≤ 35mA
				- 40	+ 85	°C	I _{CC} > 35mA

*1: When P81/UDP0 and P80/UDM0 pin are used as USB (UDP0, UDM0).

*2: When P81/UDP0 and P80/UDM0 pin are used as GPIO (P81, P80).

*3: See "C Pin" in "7. Handling Devices" for the connection of the smoothing capacitor.

*4: In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only.

WARNING:

- *The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.*

12.3 DC Characteristics
12.3.1 Current rating

 (V_{CC} = AV_{CC} = 2.7V to 5.5V, USBV_{CC} = 3.0V to 3.6V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Typ*3	Max*4		
RUN mode current	I _{CC}	V _{CC}	PLL RUN mode CPU: 40 MHz, Peripheral: 40 MHz, Flash 0 Wait FRWTR.RWT = 00 FSYNDRN.SD = 000 *5	32	41	mA	*1
			CPU: 40 MHz, Peripheral: 40 MHz, Flash 3 Wait FRWTR.RWT = 00 FSYNDRN.SD = 011 *5	21	28	mA	*1
			High-speed CR RUN mode CPU/ Peripheral: 4 MHz*2 Flash 0 Wait FRWTR.RWT = 00 FSYNDRN.SD = 000	3.9	7.7	mA	*1
			Sub RUN mode CPU/ Peripheral: 32 kHz Flash 0 Wait FRWTR.RWT = 00 FSYNDRN.SD = 000 *6	0.15	3.2	mA	*1
			Low-speed CR RUN mode CPU/ Peripheral: 100 kHz Flash 0 Wait FRWTR.RWT = 00 FSYNDRN.SD = 000	0.2	3.3	mA	*1
SLEEP mode current	I _{CCS}	V _{CC}	PLL SLEEP mode Peripheral: 40 MHz *5	10	15	mA	*1
			High-speed CR SLEEP mode Peripheral: 4 MHz*2	1.2	4.4	mA	*1
			Sub SLEEP mode Peripheral: 32 kHz *6	0.1	3.1	mA	*1
			Low-speed CR SLEEP mode Peripheral: 100 kHz	0.1	3.1	mA	*1

*1: When all ports are fixed.

*2: When setting it to 4 MHz by trimming.

 *3: T_A = +25°C, V_{CC} = 5.5 V

 *4: T_A = +105°C, V_{CC} = 5.5 V

*5: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)

*6: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)

(V_{CC} = AV_{CC} = 2.7V to 5.5V, USBV_{CC} = 3.0V to 3.6V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Typ*2	Max*2		
TIMER mode current	I _{CC} T	VCC	Main TIMER mode T _A = + 25°C, When LVD is off *3	2.5	3	mA	*1
			T _A = + 105°C, When LVD is off *3	-	6	mA	*1
			Sub TIMER mode T _A = + 25°C, When LVD is off *4	60	230	μA	*1
			T _A = + 105°C, When LVD is off *4	-	3.1	mA	*1
STOP mode current	I _{CC} H	STOP mode	T _A = + 25°C, When LVD is off	35	200	μA	*1
			T _A = + 105°C, When LVD is off	-	3	mA	*1

*1: When all ports are fixed.

*2: V_{CC}=5.5 V

*3: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)

*4: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)

Low-Voltage Detection Current

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Typ	Max		
Low-voltage detection circuit (LVD) power supply current	I _{CC} LVD	VCC	At operation for interrupt V _{CC} = 5.5 V	4	7	μA	At not detect

Flash Memory Current

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Typ	Max		
Flash memory write/erase current	I _{CC} FLASH	VCC	At Write/Erase	11.4	13.1	mA	

A/D Converter Current

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = AV_{RL} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Typ	Max		
Power supply current	I _{CC} AD	AVCC	At 1unit operation	0.57	0.72	mA	
			At stop	0.06	20	μA	
Reference power supply current	I _{CC} AVRH	AVRH	At 1unit operation AVRH=5.5 V	1.1	1.96	mA	
			At stop	0.06	4	μA	

12.3.2 Pin Characteristics

 (V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
"H" level input voltage (hysteresis input)	V _{IHS}	CMOS hysteresis input pin, MD0,1	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	
		5V tolerant I/O pin	-	V _{CC} × 0.8	-	V _{SS} + 5.5	V	
"L" level input voltage (hysteresis input)	V _{ILS}	CMOS hysteresis input pin, MD0,1	-	V _{SS} - 0.3	-	V _{CC} × 0.2	V	
"H" level output voltage	V _{OH}	4mA type	V _{CC} ≥ 4.5 V I _{OH} = - 4 mA	V _{CC} - 0.5	-	V _{CC}	V	
			V _{CC} < 4.5 V I _{OH} = - 2 mA					
		12mA type	V _{CC} ≥ 4.5 V I _{OH} = - 12 mA	V _{CC} - 0.5	-	V _{CC}	V	
			V _{CC} < 4.5 V I _{OH} = - 8 mA					
		P80, P81	V _{CC} ≥ 4.5 V I _{OH} = - 20.5 mA	V _{CC} - 0.4	-	V _{CC}	V	
			V _{CC} < 4.5 V I _{OH} = - 13.0 mA					
"L" level output voltage	V _{OL}	4mA type	V _{CC} ≥ 4.5 V I _{OL} = 4 mA	V _{SS}	-	0.4	V	
			V _{CC} < 4.5 V I _{OL} = 2 mA					
		12mA type	V _{CC} ≥ 4.5 V I _{OL} = 12 mA	V _{SS}	-	0.4	V	
			V _{CC} < 4.5 V I _{OL} = 8 mA					
		P80, P81	V _{CC} ≥ 4.5 V I _{OL} = 18.5 mA	V _{SS}	-	0.4	V	
			V _{CC} < 4.5 V I _{OL} = 10.5 mA					
Input leak current	I _{IL}	-	-	- 5	-	+ 5	μA	
Pull-up resistor value	R _{PU}	Pull-up pin	V _{CC} ≥ 4.5 V	25	50	100	kΩ	
			V _{CC} < 4.5 V	30	80	200		
Input capacitance	C _{IN}	Other than V _{CC} , V _{SS} , AV _{CC} , AV _{SS} , AVRH	-	-	5	15	pF	

12.4 AC Characteristics


12.4.1 Main Clock Input Characteristics

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max			
Input frequency	F _{CH}	X0 X1	V _{CC} ≥ 4.5 V	4	48	MHz	When crystal oscillator is connected	
			V _{CC} < 4.5 V	4	20			
			V _{CC} ≥ 4.5 V	4	48	MHz	When using external Clock	
			V _{CC} < 4.5 V	4	20			
Input clock cycle	t _{CY_{LH}}		V _{CC} ≥ 4.5 V	20.83	250	ns	When using external Clock	
			V _{CC} < 4.5 V	50	250			
Input clock pulse width	-			P _{WH} /t _{CY_{LH}} P _{WL} /t _{CY_{LH}}	45	55	%	When using external Clock
Input clock rising time and falling time	t _{CF}			-	-	5	ns	When using external Clock
	t _{CR}		-	-	-	-		
Internal operating clock *1 frequency	F _{CM}	-	-	-	40	MHz	Master clock	
	F _{CC}	-	-	-	40	MHz	Base clock (HCLK/FCLK)	
	F _{CP0}	-	-	-	40	MHz	APB0 bus clock*2	
	F _{CP1}	-	-	-	40	MHz	APB1 bus clock*2	
	F _{CP2}	-	-	-	40	MHz	APB2 bus clock*2	
Internal operating clock *1 cycle time	t _{CY_{CC}}	-	-	25	-	ns	Base clock (HCLK/FCLK)	
	t _{CY_{CP0}}	-	-	25	-	ns	APB0 bus clock*2	
	t _{CY_{CP1}}	-	-	25	-	ns	APB1 bus clock*2	
	t _{CY_{CP2}}	-	-	25	-	ns	APB2 bus clock*2	

*1: For more information about each internal operating clock, see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual".


*2: For about each APB bus which each peripheral is connected to, see "8. Block Diagram" in this datasheet.



12.4.2 Sub Clock Input Characteristics

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input frequency	F _{CL}	X0A X1A	-	-	32.768	-	kHz	When crystal oscillator is connected
			-	32	-	100		kHz
Input clock cycle	t _{CYLL}		-	10	-	31.25	μs	When using external clock
Input clock pulse width	-		P _{WH} /t _{CYLL} P _{WL} /t _{CYLL}	45	-	55	%	When using external clock



12.4.3 Built-in CR Oscillation Characteristics

Built-in High-speed CR

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	F _{CRH}	T _A = + 25°C	3.96	4	4.04	MHz	When trimming *1
		T _A = 0°C to + 70°C	3.84	4	4.16		
		T _A = - 40°C to + 105°C	3.8	4	4.2		
		T _A = - 40°C to + 105°C	3	4	5		When not trimming
Frequency stability time	t _{CRWT}	-	-	-	90	μs	*2

*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

*2: Frequency stable time is time to stable of the frequency of the High-speed CR clock after the trim value is set. After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

Built-in Low-speed CR

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	F _{CRL}	-	50	100	150	kHz	

12.4.4 Operating Conditions of Main PLL and USB PLL (In the case of using main clock for input clock of PLL)

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time (LOCK UP time) *1	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	f _{PLLI}	4	-	16	MHz	
PLL multiple rate	-	13	-	75	multiple	
PLL macro oscillation clock frequency	f _{PLLO}	200	-	300	MHz	
Main PLL clock frequency *2	F _{CLKPLL}	-	-	40	MHz	
USB clock frequency *3	F _{CLKSPLL}	-	-	48	MHz	After the M frequency division

*1: Time from when the PLL starts operating until the oscillation stabilizes.

*2: For more information about Main PLL clock (CLKPLL), see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual".

*3: For more information about USB clock, see "Chapter 2-2: USB Clock Generation" in "FM3 Family Peripheral Manual Communication Macro Part".

12.4.5 Operating Conditions of Main PLL (In the case of using the built-in high speed CR for the input clock of the main PLL)


(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)


Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
PLL oscillation stabilization wait time (LOCK UP time) *1	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	f _{PLLI}	3.8	4	4.2	MHz	
PLL multiple rate	-	50	-	71	multiple	
PLL macro oscillation clock frequency	f _{PLLO}	190	-	300	MHz	
Main PLL clock frequency *2	F _{CLKPLL}	-	-	40	MHz	

*1: Time from when the PLL starts operating until the oscillation stabilizes.

*2: For more information about Main PLL clock (CLKPLL), see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual".

When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.





12.4.6 Reset Input Characteristics

(V_{cc} = 2.7V to 5.5V, V_{ss}= 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t _{INITX}	INITX	-	500	-	Ns	

12.4.7 Power-on Reset Timing

(V_{ss} = 0V, T_A = -40°C to +105°C)


Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Power supply shut down time	t _{OFF}	VCC	-	50	-	-	ms	*1
Power ramp rate	dV/dt		V _{cc} :0.2 V to 2.70 V	0.9	-	1000	mV/us	*2
Time until releasing Power-on reset	t _{PRT}		-	0.446	-	0.744	ms	

*1: V_{cc} must be held below 0.2 V for minimum period of t_{OFF}. Improper initialization may occur if this condition is not met.

*2: This dV/dt characteristic is applied at the power-on of cold start (t_{OFF}>50 ms).

Note:

- If t_{OFF} cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per 12. 4. 6.



Glossary

VDH: detection voltage of Low Voltage detection reset. See “0. Low-voltage Detection Characteristics”


12.4.8 External Bus Timing
External bus clock output characteristics

 (V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Output frequency	t _{CYCLE}	MCLKOUT	V _{CC} ≥ 4.5 V	-	40	MHz
			V _{CC} < 4.5 V	-	32	MHz
Minimum clock cycle time	-		V _{CC} ≥ 4.5 V	25	-	ns
			V _{CC} < 4.5 V	31.25	-	ns


Note:

- The external bus clock output is a divided clock of HCLK. For more information about setting of clock divider, see "Chapter 12: External Bus Interface" in "FM3 Family Peripheral Manual"
When external bus clock is not output, this characteristic does not give any effect on external bus operation.


External bus signal input/output characteristics

 (V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	V _{IH}	-	0.8 × V _{CC}	V	
	V _{IL}		0.2 × V _{CC}	V	
Signal output characteristics	V _{OH}		0.8 × V _{CC}	V	
	V _{OL}		0.2 × V _{CC}	V	




Separate Bus Access Asynchronous SRAM Mode

 (V_{cc} = 2.7V to 5.5V, V_{ss} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
MOEX Min pulse width	t _{OE}	MOEX	V _{cc} ≥ 4.5 V	MCLK×n-3	-	ns
			V _{cc} < 4.5 V			
MCSX ↓ → Address output delay time	t _{CSL - AV}	MCSX[7:0] MAD[24:0]	V _{cc} ≥ 4.5 V	-9	+ 9	ns
			V _{cc} < 4.5 V	-12	+ 12	
MOEX ↑ → Address hold time	t _{OE} - AX	MOEX MAD[24:0]	V _{cc} ≥ 4.5 V	0	MCLK×m+9	ns
			V _{cc} < 4.5 V		MCLK×m+12	
MCSX ↓ → MOEX ↓ delay time	t _{CSL - OEL}	MOEX	V _{cc} ≥ 4.5 V	MCLK×m-9	MCLK×m+9	ns
			V _{cc} < 4.5 V	MCLK×m-12	MCLK×m+12	
MOEX ↑ → MCSX ↑ time	t _{OE} - CSH	MCSX[7:0]	V _{cc} ≥ 4.5 V	0	MCLK×m+9	ns
			V _{cc} < 4.5 V		MCLK×m+12	
MCSX ↓ → MDQM ↓ delay time	t _{CSL - RDQML}	MCSX MDQM[1:0]	V _{cc} ≥ 4.5 V	MCLK×m-9	MCLK×m+9	ns
			V _{cc} < 4.5 V	MCLK×m-12	MCLK×m+12	
Data set up → MOEX ↑ time	t _{DS - OE}	MOEX MADATA[15:0]	V _{cc} ≥ 4.5 V	20	-	ns
			V _{cc} < 4.5 V	38	-	
MOEX ↑ → Data hold time	t _{DH - OE}	MOEX MADATA[15:0]	V _{cc} ≥ 4.5 V	0	-	ns
			V _{cc} < 4.5 V			
MWEX Min pulse width	t _{WE}	MWEX	V _{cc} ≥ 4.5 V	MCLK×n-3	-	ns
			V _{cc} < 4.5 V			
MWEX ↑ → Address output delay time	t _{WE} - AX	MWEX MAD[24:0]	V _{cc} ≥ 4.5 V	0	MCLK×m+9	ns
			V _{cc} < 4.5 V		MCLK×m+12	
MCSX ↓ → MWEX ↓ delay time	t _{CSL - WEL}	MWEX	V _{cc} ≥ 4.5 V	MCLK×n-9	MCLK×n+9	ns
			V _{cc} < 4.5 V	MCLK×n-12	MCLK×n+12	
MWEX ↑ → MCSX ↑ delay time	t _{WE} - CSH	MCSX[7:0]	V _{cc} ≥ 4.5 V	0	MCLK×m+9	ns
			V _{cc} < 4.5 V		MCLK×m+12	
MCSX ↓ → MDQM ↓ delay time	t _{CSL - WDQML}	MCSX MDQM[1:0]	V _{cc} ≥ 4.5 V	MCLK×n-9	MCLK×n+9	ns
			V _{cc} < 4.5 V	MCLK×n-12	MCLK×n+12	
MCSX ↓ → Data output time	t _{CSL - DV}	MCSX MADATA[15:0]	V _{cc} ≥ 4.5 V	MCLK-9	MCLK+9	ns
			V _{cc} < 4.5 V	MCLK-12	MCLK+12	
MWEX ↑ → Data hold time	t _{WE} - DX	MWEX MADATA[15:0]	V _{cc} ≥ 4.5 V	0	MCLK×m+9	ns
			V _{cc} < 4.5 V		MCLK×m+12	

Note:

- When the external load capacitance C_L = 30 pF (m = 0 to 15, n = 1 to 16).




Separate Bus Access Synchronous SRAM Mode

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Address delay time	t _{AV}	MCLK MAD[24:0]	V _{CC} ≥ 4.5 V	1	9	ns
			V _{CC} < 4.5 V		12	
MCSX delay time	t _{CSL}	MCLK	V _{CC} ≥ 4.5 V	1	9	ns
			V _{CC} < 4.5 V		12	
	t _{CSH}	MCSX[7:0]	V _{CC} ≥ 4.5 V	1	9	ns
			V _{CC} < 4.5 V		12	
MOEX delay time	t _{REL}	MCLK	V _{CC} ≥ 4.5 V	1	9	ns
			V _{CC} < 4.5 V		12	
	t _{REH}	MOEX	V _{CC} ≥ 4.5 V	1	9	ns
			V _{CC} < 4.5 V		12	
Data set up → MCLK ↑ time	t _{DS}	MCLK MADATA[15:0]	V _{CC} ≥ 4.5 V	19	-	ns
			V _{CC} < 4.5 V	37		
MCLK ↑ → Data hold time	t _{DH}	MCLK MADATA[15:0]	V _{CC} ≥ 4.5 V	0	-	ns
			V _{CC} < 4.5 V			
MWEX delay time	t _{WEL}	MCLK	V _{CC} ≥ 4.5 V	1	9	ns
			V _{CC} < 4.5 V		12	
	t _{WEH}	MWEX	V _{CC} ≥ 4.5 V	1	9	ns
			V _{CC} < 4.5 V		12	
MDQM[1:0] delay time	t _{DQML}	MCLK	V _{CC} ≥ 4.5 V	1	9	ns
			V _{CC} < 4.5 V		12	
	t _{DQMH}	MDQM[1:0]	V _{CC} ≥ 4.5 V	1	9	ns
			V _{CC} < 4.5 V		12	
MCLK ↑ → Data output time	t _{ODS}	MCLK, MADATA[15:0]	V _{CC} ≥ 4.5 V	MCLK+1	MCLK+18	ns
			V _{CC} < 4.5 V		MCLK+24	
MCLK ↑ → Data output time	t _{OD}	MCLK MADATA[15:0]	V _{CC} ≥ 4.5 V	1	18	ns
			V _{CC} < 4.5 V	1	24	

Note:

– When the external load capacitance C_L = 30 pF.




Multiplexed Bus Access Asynchronous SRAM Mode

 (V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Multiplexed Address delay time	$t_{ALE-CHMADV}$	MALE MADATA[15:0]	$V_{CC} \geq 4.5\text{ V}$	0	10	ns
			$V_{CC} < 4.5\text{ V}$		20	
Multiplexed Address hold time	t_{CHMADH}	MALE MADATA[15:0]	$V_{CC} \geq 4.5\text{ V}$	$MCLK \times n + 0$	$MCLK \times n + 10$	ns
			$V_{CC} < 4.5\text{ V}$	$MCLK \times n + 0$	$MCLK \times n + 20$	

Note:

- When the external load capacitance $C_L = 30\text{ pF}$ ($m = 0$ to 15 , $n = 1$ to 16).




Multiplexed Bus Access Synchronous SRAM Mode

(Vcc = 2.7V to 5.5V, Vss = 0V, TA = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
MALE delay time	t _{CHAL}	MCLK ALE	Vcc ≥ 4.5 V	1	9	ns	
			Vcc < 4.5 V		12		
	t _{CHAH}		Vcc ≥ 4.5 V	1	9	ns	
			Vcc < 4.5 V		12		
MCLK ↑ → Multiplexed Address delay time	t _{CHMADV}	MCLK MADATA[15:0]	Vcc ≥ 4.5 V	1	t _{OD}	ns	
	Vcc < 4.5 V						
MCLK ↑ → Multiplexed Data output time	t _{CHMADX}		Vcc ≥ 4.5 V	1	t _{OD}	ns	
		Vcc < 4.5 V					

Note:



- When the external load capacitance C_L = 30 pF.



External Ready Input Timing

 (V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
MCLK ↑ MRDY input setup time	t _{RDYI}	MCLK MRDY	V _{CC} ≥ 4.5 V	19	-	Ns	
			V _{CC} < 4.5 V	37			


When RDY is input

When RDY is released


12.4.9 Base Timer Input Timing

Timer input timing

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t _{TIWH} t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2t _{CYCP}	-	ns	



Trigger input timing

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t _{TRGH} , t _{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	Ns	



Note:

- t_{CYCP} indicates the APB bus clock cycle time.
About the APB bus number which the Base Timer is connected to, see "8. Block Diagram" in this datasheet.

12.4.10 CSIO/UART Timing



CSIO (SPI = 0, SCINV = 0)

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	V _{CC} < 4.5V		V _{CC} ≥ 4.5V		Unit
				Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx	Master mode	4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK ↓ → SOT delay time	t _{SLOVI}	SCKx SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↑ setup time	t _{IVSHI}	SCKx SINx		50	-	30	-	ns
SCK ↑ → SIN hold time	t _{SHIXI}	SCKx SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx	Slave mode	2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK ↓ → SOT delay time	t _{SLOVE}	SCKx SOTx		-	50	-	30	ns
SIN → SCK ↑ setup time	t _{IVSHE}	SCKx SINx		10	-	10	-	ns
SCK ↑ → SIN hold time	t _{SHIXE}	SCKx SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
About the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram" in this datasheet.
- These characteristics only guarantee the same relocate port number.
For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 30 pF.





CSIO (SPI = 0, SCINV = 1)

 (V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	V _{CC} < 4.5 V		V _{CC} ≥ 4.5 V		Unit
				Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx	Master mode	4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK ↑ → SOT delay time	t _{SHOVI}	SCKx SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↓ setup time	t _{IVSLI}	SCKx SINx		50	-	30	-	ns
SCK ↓ → SIN hold time	t _{SLIXI}	SCKx SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx	t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns	
SCK ↑ → SOT delay time	t _{SHOVE}	SCKx SOTx	Slave mode	-	50	-	30	ns
SIN → SCK ↓ setup time	t _{IVSLE}	SCKx SINx		10	-	10	-	ns
SCK ↓ → SIN hold time	t _{SLIXE}	SCKx SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
About the APB bus number which Multi-function Serial is connected to, see "Block Diagram" in this datasheet.
- These characteristics only guarantee the same relocate port number.
For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 30 pF.





CSIO (SPI = 1, SCINV = 0)

 (V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	V _{CC} < 4.5 V		V _{CC} ≥ 4.5 V		Unit
				Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx	Master mode	4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK ↑ → SOT delay time	t _{SHOVI}	SCKx SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↓ setup time	t _{IVSLI}	SCKx SINx		50	-	30	-	ns
SCK ↓ → SIN hold time	t _{SLIXI}	SCKx SINx		0	-	0	-	ns
SOT → SCK ↓ delay time	t _{SOVLI}	SCKx SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx	t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns	
SCK ↑ → SOT delay time	t _{SHOVE}	SCKx SOTx	Slave mode	-	50	-	30	ns
SIN → SCK ↓ setup time	t _{IVSLE}	SCKx SINx		10	-	10	-	ns
SCK ↓ → SIN hold time	t _{SLIXE}	SCKx SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
About the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram" in this datasheet.
- These characteristics only guarantee the same relocate port number.
For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 30 pF.





CSIO (SPI = 1, SCINV = 1)

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	V _{CC} < 4.5 V		V _{CC} ≥ 4.5 V		Unit
				Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx	Master mode	4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK ↓ → SOT delay time	t _{SLOVI}	SCKx SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↑ setup time	t _{IVSHI}	SCKx SINx		50	-	30	-	ns
SCK ↑ → SIN hold time	t _{SHIXI}	SCKx SINx		0	-	0	-	ns
SOT → SCK ↑ delay time	t _{SOVHI}	SCKx SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx	t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns	
SCK ↓ → SOT delay time	t _{SLOVE}	SCKx SOTx	Slave mode	-	50	-	30	ns
SIN → SCK ↑ setup time	t _{IVSHE}	SCKx SINx		10	-	10	-	ns
SCK ↑ → SIN hold time	t _{SHIXE}	SCKx SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns


Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
About the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram" in this datasheet.
- These characteristics only guarantee the same relocate port number.
For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 30 pF.


UART external clock input (EXT = 1)

 (V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Conditions	Min	Max	Unit	Remarks
Serial clock "L" pulse width	t _{SLSH}	C _L = 30 pF	t _{CYCP} + 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}		t _{CYCP} + 10	-	ns	
SCK falling time	t _F		-	5	ns	
SCK rising time	t _R		-	5	ns	




12.4.11 External Input Timing

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t _{INH} t _{INL}	ADTG	-	2t _{CYCP} *	-	ns	A/D converter trigger input
		FRCKx					Free-run timer input clock
		ICxx					Input capture
		DTTlxX	-	2t _{CYCP} *	-	ns	Wave form generator
		INTxx, NMIX	Except Timer mode, Stop mode	2t _{CYCP} + 100*	-	ns	External interrupt NMI
	Timer mode, Stop mode	500	-	ns			

*1: t_{CYCP} indicates the APB bus cycle time.

About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see "8. Block Diagram" in this datasheet.




12.4.12 Quadrature Position/Revolution Counter timing




(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
AIN pin "H" width	t _{AHL}	-	2t _{CYCP} *	-	ns
AIN pin "L" width	t _{ALL}	-			
BIN pin "H" width	t _{BHL}	-			
BIN pin "L" width	t _{BLL}	-			
BIN rise time from AIN pin "H" level	t _{AUBU}	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin "H" level	t _{BUAD}	PC_Mode2 or PC_Mode3			
BIN fall time from AIN pin "L" level	t _{ADBD}	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin "L" level	t _{BDAU}	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin "H" level	t _{BUAU}	PC_Mode2 or PC_Mode3			
BIN fall time from AIN pin "H" level	t _{AUBD}	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin "L" level	t _{BDAD}	PC_Mode2 or PC_Mode3			
BIN rise time from AIN pin "L" level	t _{ADBU}	PC_Mode2 or PC_Mode3			
ZIN pin "H" width	t _{ZHL}	QCR:CGSC = "0"			
ZIN pin "L" width	t _{ZLL}	QCR:CGSC = "0"			
AIN/BIN rise and fall time from determined ZIN level	t _{ZABE}	QCR:CGSC = "1"			
Determined ZIN level from AIN/BIN rise and fall time	t _{ABEZ}	QCR:CGSC = "1"			

*: t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "8. Block Diagram" in this datasheet.





12.4.13 I²C Timing

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Conditions	Standard-mode		Fast-mode		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold time SDA ↓ → SCL ↓	t _{HDSTA}	C _L = 30 pF, R = (V _p /I _{OL})* ¹	4.0	-	0.6	-	μs	
SCLclock "L" width	t _{LOW}		4.7	-	1.3	-	μs	
SCLclock "H" width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START condition setup time SCL ↑ → SDA ↓	t _{SUSTA}		4.7	-	0.6	-	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t _{HDDAT}		0	3.45* ²	0	0.9* ³	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t _{SUDAT}		250	-	100	-	ns	
STOP condition setup time SCL ↑ → SDA ↑	t _{SUSTO}		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t _{BUF}		4.7	-	1.3	-	μs	
Noise filter	t _{SP}		-	2t _{CYCP} * ⁴	-	2t _{CYCP} * ⁴	-	ns

*1: R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively.

V_p indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

*2: The maximum t_{HDDAT} must satisfy that it doesn't extend at least "L" period (t_{LOW}) of device's SCL signal.


*3: Fast-mode I²C bus device can be used on Standard-mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250 ns".

*4: t_{CYCP} is the APB bus clock cycle time.

About the APB bus number that I²C is connected to, see "8. Block Diagram" in this datasheet.

To use Standard-mode, set the APB bus clock at 2 MHz or more.

To use Fast-mode, set the APB bus clock at 8 MHz or more.




12.4.14 ETM timing

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Data hold	t _{ETMH}	TRACECLK TRACED[3:0]	V _{CC} ≥ 4.5 V	2	9	ns	
			V _{CC} < 4.5 V	2	15		
TRACECLK frequency	1/t _{TRACE}	TRACECLK	V _{CC} ≥ 4.5 V	-	40	MHz	
			V _{CC} < 4.5 V	-	32	MHz	
TRACECLK Clock cycle time	t _{TRACE}	TRACECLK	V _{CC} ≥ 4.5 V	25	-	ns	
			V _{CC} < 4.5 V	31.25	-	ns	

Note:

- When the external load capacitance C_L = 30 pF.




12.4.15 JTAG Timing

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
TMS, TDI setup time	t _{JTAGS}	TCK TMS, TDI	V _{CC} ≥ 4.5 V	15	-	Ns	
			V _{CC} < 4.5 V				
TMS, TDI hold time	t _{JTAGH}	TCK TMS, TDI	V _{CC} ≥ 4.5 V	15	-	Ns	
			V _{CC} < 4.5 V				
TDO delay time	t _{JTAGD}	TCK TDO	V _{CC} ≥ 4.5 V	-	25	Ns	
			V _{CC} < 4.5 V	-	45		

Note:

- When the external load capacitance C_L = 30 pF.



12.5 12-bit A/D Converter

Electrical characteristics for the A/D converter

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	-	± 1.7	± 4.5	LSB	AVRH = 2.7 V to 5.5 V
Differential Nonlinearity	-	-	-	± 1.7	± 2.5	LSB	
Zero transition voltage	V _{ZT}	ANxx	-	± 8	± 15	mV	
Full-scale transition voltage	V _{FST}	ANxx	-	AVRH±8	AVRH±15	mV	
Conversion time	-	-	1.0* ¹	-	-	μs	AV _{CC} ≥ 4.5 V
			1.2* ¹	-	-		AV _{CC} < 4.5 V
Sampling time	T _s	-	*2	-	-	ns	AV _{CC} ≥ 4.5 V
			*2	-	-		AV _{CC} < 4.5 V
Compare clock cycle* ³	T _{CK}	-	50	-	2000	ns	
State transition time to operation permission	T _{STT}	-	-	-	1.0	μs	
Analog input capacity	C _{AIN}	-	-	-	12.9	pF	
Analog input resistor	R _{AIN}	-	-	-	2	kΩ	AV _{CC} ≥ 4.5 V
					3.8		AV _{CC} < 4.5 V
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	ANxx	-	-	5	μA	
Analog input voltage	-	ANxx	AV _{SS}	-	AVRH	V	
Reference voltage	-	AVRH	2.7	-	AV _{CC}	V	

*1: The conversion time is the value of sampling time (T_s) + compare time (T_c).

The condition of the minimum conversion time is the following.

AV_{CC} ≥ 4.5 V, HCLK=40 MHz sampling time: 300 ns, compare time: 700 ns

AV_{CC} < 4.5 V, HCLK=40 MHz sampling time: 500 ns, compare time: 700 ns

Ensure that it satisfies the value of the sampling time (T_s) and compare clock cycle (T_{CK}).

For setting of the sampling time and compare clock cycle, see "Chapter 1-1: A/D Converter" in "FM3 Family Peripheral Manual Analog Macro Part".


The A/D Converter register is set at APB bus clock timing. The sampling clock and compare clock are set at Base clock (HCLK).

About the APB bus number which the A/D Converter is connected to, see "8. Block Diagram" in this datasheet.

*2: A necessary sampling time changes by external impedance.

Ensure that it set the sampling time to satisfy (Equation 1)

*3: The compare time (T_c) is the value of (Equation 2)



(Equation 1) $T_s \geq (R_{AIN} + R_{ext}) \times C_{AIN} \times 9$

Ts: Sampling time

RAIN: Input resistor of A/D = 2 kΩ 4.5 V ≤ AVCC ≤ 5.5 V

Input resistor of A/D = 3.8 kΩ 2.7 V ≤ AVCC < 4.5 V

CAIN: Input capacity of A/D = 12.9 pF 2.7 V ≤ AVCC ≤ 5.5 V

Rext: Output impedance of external circuit


(Equation 2) $T_c = T_{cck} \times 14$

Tc: Compare time

Tcck: Compare clock cycle

Definition of 12-bit A/D Converter Terms

- Resolution: Analog variation that is recognized by an A/D converter.
- Integral Nonlinearity: Deviation of the line between the zero-transition point (0b000000000000 ←→ 0b000000000001) and the full-scale transition point (0b111111111110 ←→ 0b111111111111) from the actual conversion characteristics.
- Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.




12.6 USB characteristics

(V_{CC} = 2.7V to 5.5V, USBV_{CC} = 3.0V to 3.6V, V_{SS} = 0V, T_A = -40°C to +105°C)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
				Min	Max			
Input characteristics	Input High level voltage	V _{IH}	-	2.0	USBV _{CC} + 0.3	V	*1	
	Input Low level voltage	V _{IL}		V _{SS} - 0.3	0.8	V	*1	
	Differential input sensitivity	V _{DI}		0.2	-	V	*2	
	Different common mode range	V _{CM}		0.8	2.5	V	*2	
Output characteristics	Output High level voltage	V _{OH}	UDP0, UDM0	External pull-down resistance = 15 kΩ	2.8	3.6	V	*3
	Output Low level voltage	V _{OL}		External pull-up resistance = 1.5 kΩ	0.0	0.3	V	*3
	Crossover voltage	V _{CRS}		-	1.3	2.0	V	*4
	Rising time	t _{FR}		Full Speed	4	20	ns	*5
	Falling time	t _{FF}		Full Speed	4	20	ns	*5
	Rise/fall time matching	t _{FRFM}		Full Speed	90	111.11	%	*5
	Output impedance	Z _{DRV}		Full Speed	28	44	Ω	*6
	Rising time	t _{LR}		Low Speed	75	300	ns	*7
	Falling time	t _{LF}		Low Speed	75	300	ns	*7
	Rise/fall time matching	t _{LRFM}		Low Speed	80	125	%	*7


*1: The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within V_{IL} (Max) = 0.8 V, V_{IH} (Min) = 2.0 V (TTL input standard).
There are some hystereses to lower noise sensitivity.

*2: Use differential-Receiver to receive USB differential data signal.
Differential-Receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.
Above voltage range is the common mode input voltage range.




*3: The output drive capability of the driver is below 0.3 V at Low-State (V_{OL}) (to 3.6 V and 1.5 k Ω load), and 2.8 V or above (to the ground and 1.5 k Ω load) at High-State (V_{OH}).


*4: The cross voltage of the external differential output signal (D + /D -) of USB I/O buffer is within 1.3 V to 2.0 V.




*5: They indicate rising time (T_{rise}) and falling time (T_{fall}) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, T_r/T_f ratio is regulated as within $\pm 10\%$ to minimize RFI emission.



*6: USB Full-speed connection is performed via twist pair cable shield with $90\Omega \pm 15\%$ characteristic impedance(Differential Mode). USB standard defines that output impedance of USB driver must be in range from 28Ω to 44Ω . So, discrete series resistor (R_s) addition is defined in order to satisfy the above definition and keep balance. When using this USB I/O, use it with 25Ω to 30Ω (recommendation value 27Ω) series resistor R_s .




*7: They indicate rising time (T_{rise}) and falling time (T_{fall}) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See "Low-Speed Load (Compliance Load)" for conditions of external load.


Low-Speed Load (Upstream Port Load) - Reference 1



Low-Speed Load (Downstream Port Load) - Reference 2



Low-Speed Load (Compliance Load)



12.7 Low-voltage Detection Characteristics

Low-voltage detection reset

 (T_A = -40°C to +105°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises

Interrupt of low-voltage detection

 (T_A = -40°C to +105°C)

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Detected voltage	VDL	SVHI = 0000	2.58	2.8	3.02	V	When voltage drops
Released voltage	VDH		2.67	2.9	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0001	2.76	3.0	3.24	V	When voltage drops
Released voltage	VDH		2.85	3.1	3.34	V	When voltage rises
Detected voltage	VDL	SVHI = 0010	2.94	3.2	3.45	V	When voltage drops
Released voltage	VDH		3.04	3.3	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 0011	3.31	3.6	3.88	V	When voltage drops
Released voltage	VDH		3.40	3.7	3.99	V	When voltage rises
Detected voltage	VDL	SVHI = 0100	3.40	3.7	3.99	V	When voltage drops
Released voltage	VDH		3.50	3.8	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 0111	3.68	4.0	4.32	V	When voltage drops
Released voltage	VDH		3.77	4.1	4.42	V	When voltage rises
Detected voltage	VDL	SVHI = 1000	3.77	4.1	4.42	V	When voltage drops
Released voltage	VDH		3.86	4.2	4.53	V	When voltage rises
Detected voltage	VDL	SVHI = 1001	3.86	4.2	4.53	V	When voltage drops
Released voltage	VDH		3.96	4.3	4.64	V	When voltage rises
LVD stabilization wait time	T _{LVDW}	-	-	-	2240 × t _{CYCP} *	μs	

 *: t_{CYCP} indicates the APB2 bus clock cycle time.

12.8 Flash Memory Write/Erase Characteristics

12.8.1 Write / Erase time

 (V_{CC} = 2.7V to 5.5V, T_A = -40°C to +105°C)

Parameter		Value		Unit	Remarks
		Typ*	Max*		
Sector erase time	Large Sector	0.7	3.7	s	Includes write time prior to internal erase
	Small Sector	0.3	1.1		
Half word (16-bit) write time		12	384	μs	Not including system-level overhead time
Chip erase time	64K/128K/256KByte	5.2	23.6	s	Includes write time prior to internal erase
	384K/512KByte	8	38.4	s	

*: The typical value is immediately after shipment, the maximum value is guarantee value under 100,000 cycle of erase/write.

12.8.2 Erase/Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	
100,000	5*	

*: At average + 85°C

12.9 Return Time from Low-Power Consumption Mode

12.9.1 Return Factor: Interrupt

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


Return Count Time

($V_{CC} = 2.7V$ to $5.5V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

Parameter	Symbol	Value		Unit	Remarks
		Typ	Max*		
SLEEP mode	Ticnt	t _{cycc}		ns	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		40	80	μs	
Low-speed CR TIMER mode		453	737	μs	
Sub TIMER mode		453	737	μs	
STOP mode		453	737	μs	


*: The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by external interrupt*)



*: External interrupt is set to detecting fall edge.

Operation example of return from Low-Power consumption mode (by internal resource interrupt*)



*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes. See "Chapter 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family Peripheral Manual about the return factor from Low-Power consumption mode.
- When interrupt recovers, the operation mode that CPU recovers depends on the state before the Low-Power consumption mode transition. See "Chapter 6: Low Power Consumption Mode" in "FM3 Family Peripheral Manual".

12.9.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

(V_{CC} = 2.7V to 5.5V, T_A = -40°C to +105°C)


Parameter	Symbol	Value		Unit	Remarks
		Typ	Max*		
SLEEP mode	Trcnt	308	444	μs	
High-speed CR TIMER mode, Main TIMER mode, PLL TIMER mode		308	444	μs	
Low-speed CR TIMER mode		428	684	μs	
Sub TIMER mode		428	684	μs	
STOP mode		428	684	μs	

*: The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)



Operation example of return from low power consumption mode (by internal resource reset*)



*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes:


- The return factor is different in each Low-Power consumption modes. See "Chapter 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family Peripheral Manual.
- When interrupt recovers, the operation mode that CPU recovers depends on the state before the Low-Power consumption mode transition. See "Chapter 6: Low Power Consumption Mode" in "FM3 Family Peripheral Manual".
- The time during the power-on reset/low-voltage detection reset is excluded. See "12.4.7. Power-on Reset Timing in 12.4. AC Characteristics in 12Electrical Characteristics.Electrical Characteristics" for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the Main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.

13. Ordering Information

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
CY9AF311LAPMC1-G-MNE2	64 Kbyte	16 Kbyte	Plastic, LQFP (0.5 mm pitch), 64-pin (LQD064)	Tray
CY9AF312LAPMC1-G-MNE2	128 Kbyte	16 Kbyte		
CY9AF314LAPMC1-G-MNE2	256 Kbyte	32 Kbyte		
CY9AF311LAPMC-G-MNE2	64 Kbyte	16 Kbyte	Plastic, LQFP (0.65 mm pitch), 64-pin (LQG064)	
CY9AF314LAPMC-G-MNE2	256 Kbyte	32 Kbyte		
CY9AF311MAPMC-G-MNE2	64 Kbyte	16 Kbyte	Plastic, LQFP (0.5 mm pitch), 80-pin (LQH080)	
CY9AF312MAPMC-G-MNE2	128 Kbyte	16 Kbyte		
CY9AF314MAPMC-G-MNE2	256 Kbyte	32 Kbyte		
CY9AF316MAPMC-G-MNE2	512 Kbyte	32 Kbyte		
CY9AF312NAPMC-G-MNE2	128 Kbyte	16 Kbyte	Plastic, LQFP (0.5 mm pitch), 100-pin (LQI100)	
CY9AF314NAPMC-G-MNE2	256 Kbyte	32 Kbyte		
CY9AF315NAPMC-G-MNE2	384 Kbyte	32 Kbyte		
CY9AF316NAPMC-G-MNE2	512 Kbyte	32 Kbyte		

14. Package Dimensions

Package Type	Package Code
LQFP 100	LQ1100




SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.05	—	0.15
b	0.15	—	0.27
c	0.09	—	0.20
D	16.00 BSC		
D1	14.00 BSC		
e	0.50 BSC		
E	16.00 BSC		
E1	14.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

Package Type	Package Code
QFP 100	PQH100



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	3.35
A1	0.05	—	0.45
b	0.27	0.32	0.37
c	0.11	—	0.23
D	23.90 BSC		
D1	20.00 BSC		
e	0.65 BSC		
E	17.90 BSC		
E1	14.00 BSC		
θ	0°	—	8°
L	0.73	0.88	1.03
L1	1.95 REF		
L2	0.25 BSC		


NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS.
 - DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
 - DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
 - TO BE DETERMINED AT SEATING PLANE C.
 - DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
 - DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
 - REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
 - DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
 - THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
 - A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 100 LEAD QFP
20.00X14.00X3.35 MM PQH100 REV**


002-15156 **

Package Type	Package Code
LQFP 80	LQH080



002-11501 **

Package Type	Package Code
LQFP 64	LQD064



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.15	—	0.27
c	0.09	—	0.20
D	12.00 BSC.		
D1	10.00 BSC.		
e	0.50 BSC.		
E	12.00 BSC.		
E1	10.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70


NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PER SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 64 LEAD LQFP
10.0X10.0X1.7 MM LQD064 Rev**

002-11499 **

Package Type	Package Code
LQFP 64	LQG064



SYMBOL	DIMENSION		
	MIN.	NOM.	MAX.
A	—	—	1.70
A1	0.00	—	0.20
b	0.27	0.32	0.37
c	0.09	—	0.20
D	14.00 BSC		
D1	12.00 BSC		
e	0.65 BSC		
E	14.00 BSC		
E1	12.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	—	8°


NOTES

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS, BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 64 LEAD LQFP
12.0X12.0X1.7 MM LQG064 REV**

002-13881 **

Package Type	Package Code
PFBGA 112	LBC112



NOTES:


- ALL DIMENSIONS ARE IN MILLIMETERS.
- SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.

SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	-	-	1.45
A1	0.25	0.35	0.45
D	10.00 BSC		
E	10.00 BSC		
D1	8.00 BSC		
E1	8.00 BSC		
MD	11		
ME	11		
N	112		
Ø b	0.35	0.45	0.55
eD	0.80 BSC		
eE	0.80 BSC		
SD	0.00		
SE	0.00		

PACKAGE OUTLINE, 112 BALL FBGA
10.00X10.00X1.45 MM LBC112 REV**

002-13225 **

Package Type	Package Code
QFN 64	VNC064



SYMBOL	DIMENSIONS		
	MIN.	NOM.	MAX.
A	—	—	0.90
A1	0.00	—	0.05
D	9.00 BSC		
E	9.00 BSC		
b	0.20	0.25	0.30
D2	6.00 BSC		
E2	6.00 BSC		
e	0.50 BSC		
R	0.20 REF		
L	0.35	0.40	0.45
N	64		
ND	16		

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5M-1994.
- N IS THE TOTAL NUMBER OF TERMINALS.
- DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION "b" SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
- ND REFERS TO THE NUMBER OF TERMINALS ON D SIDE OR E SIDE.
- MAX. PACKAGE WARPAGE IS 0.05mm.
- MAXIMUM ALLOWABLE BURR IS 0.076mm IN ALL DIRECTIONS.
- PIN #1 ID ON TOP WILL BE LOCATED WITHIN THE INDICATED ZONE.
- BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

PACKAGE OUTLINE, 64 LEAD QFN
9.0X9.0X0.9 MM VNC064 6.0X6.0 MM EPAD (SAWN) Rev**

002-13234 **

15. Errata

This chapter describes the errata for CY9A310 product family. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

15.1 Part Numbers Affected

Part Number
Initial Revision
CY9AF311LPMC1-G-JNE2, CY9AF312LPMC1-G-JNE2, CY9AF314LPMC1-G-JNE2, CY9AF311LPMC-G-JNE2, CY9AF312LPMC-G-JNE2, CY9AF314LPMC-G-JNE2, CY9AF311LQN-G-AVE2, CY9AF312LQN-G-AVE2, CY9AF314LQN-G-AVE2, CY9AF311MPMC-G-JNE2, CY9AF312MPMC-G-JNE2, CY9AF314MPMC-G-JNE2, CY9AF315MPMC-G-JNE2, CY9AF316MPMC-G-JNE2, CY9AF311NPMC-G-JNE2, CY9AF312NPMC-G-JNE2, CY9AF314NPMC-G-JNE2, CY9AF315NPMC-G-JNE2, CY9AF316NPMC-G-JNE2, CY9AF311NPF-G-JNE1, CY9AF312NPF-G-JNE1, CY9AF314NPF-G-JNE1, CY9AF315NPF-G-JNE1, CY9AF316NPF-G-JNE1, CY9AF311NBGL-GE1, CY9AF312NBGL-GE1, CY9AF314NBGL-GE1

15.2 Qualification Status

Product Status: In Production – Qual.

15.3 Errata Summary

This table defines the errata applicability to available devices.

Items	Part Number	Silicon Revision	Fix Status
Watch Counter issue	See 15.1	Rev. initial rev.	Fixed in Rev. A

Watch Counter issue

■ PROBLEM DEFINITION

The underflow interruption does not occur.

■ PARAMETERS AFFECTED

N/A

■ TRIGGER CONDITION(S)

The condition is when underflow interruption occurs.

■ SCOPE OF IMPACT

The underflow interruption does not occur as specified.

■ WORKAROUND

This error cannot be avoided by any software, except not using Watch Counter interrupt.

■ FIX STATUS

This issue was fixed in Rev. A.

16. Major Changes

Spanion Publication Number: DS706-00012

Page	Section	Change Results
Revision 1.0		
-	-	Initial release
Revision 2.0		
-	-	Revised series name and part number: MB9A310 Series → MB9A310A Series MB9AF311L → MB9AF311LA MB9AF312L → MB9AF312LA MB9AF314L → MB9AF314LA MB9AF311M → MB9AF311MA MB9AF312M → MB9AF312MA MB9AF314M → MB9AF314MA MB9AF315M → MB9AF315MA MB9AF316M → MB9AF316MA MB9AF311N → MB9AF311NA MB9AF312N → MB9AF312NA MB9AF314N → MB9AF314NA MB9AF315N → MB9AF315NA MB9AF316N → MB9AF316NA Added the following package. LCC-64P-M24
7	PRODUCT LINEUP Function Multi-function Serial	Added the following description. ch.4 to ch.7: FIFO (16steps × 9-bit) ch.0 to ch.3: No FIFO
	External Interrupts	Corrected the following description. 7pins (Max) → 8pins (Max)
34 to 37	SIGNAL DESCRIPTION Multi-function Serial (ch.0 to ch.7)	Corrected the description for function. Added "LIN pin" Deleted "UART pin"
42, 43	I/O CIRCUIT TYPE	Corrected the following schematic for "TypeB". CMOS level hysteresis input → Digital input Corrected the following schematic for "TypeC". Control Pin → Digital output
51	HANDLING DEVICE Power supply pins	Corrected the description.
54	MEMORY SIZE	Added "MEMORY SIZE".
69	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (1)Main Clock input Characteristics	Added the items F_{CM} to the Internal operating clock frequency.
71	(4-2) Operating Conditions of Main PLL	Added the description.
72	(7) External Bus Timing External bus clock output Characteristics	
79	(8) Base Timer Input Timing Trigger input timing	
88	(10) External input timing	Corrected the footnote.
94	5. 12-bit A/D Converter (1) Electrical characteristics for the A/D converter	Corrected the value of "Full-scale transition voltage". Min: -20 → AVRH-20 Max: +20 → AVRH+20 Corrected the value of "Compare clock cycle". Max: 10000 → 2000 Corrected the value of "Reference voltage". Min: AVSS → 2.7
Revision 2.1		
-	-	Company name and layout design change
Revision 3.0		
2	FEATURES USB Interface	Added the description of PLL for USB

Page	Section	Change Results
3	FEATURES External Bus Interface	Added the description of Maximum area size
9	PACKAGES	Deleted FPT-64P-M24, FPT-64P-M23, FPT-80P-M21, FPT-100P-M20
44, 46	I/O CIRCUIT TYPE	Added the description of I ² C to the type of E, F and I
44, 45	I/O CIRCUIT TYPE	Added about +B input
51	HANDLING DEVICES	Added "Stabilizing power supply voltage"
51	HANDLING DEVICES Crystal oscillator circuit	Added the following description "Evaluate oscillation of your using crystal oscillator by your mount board."
52	HANDLING DEVICES C Pin	Changed the description
53	BLOCK DIAGRAM	Modified the block diagram
54	MEMORY SIZE	Changed to the following description See "Memory size" in "PRODUCT LINEUP" to confirm the memory size.
55	MEMORY MAP Memory map(1)	Modified the area of "External Device Area"
56, 57	MEMORY MAP Memory map(2)(3)	Added the summary of Flash memory sector and the note
64, 65	ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings	Added the Clamp maximum current Added the output current of P80 and P81 Added about +B input
66	ELECTRICAL CHARACTERISTICS 2. Recommended Operation Conditions	Modified the minimum value of Analog reference voltage Added Smoothing capacitor Added the note about less than the minimum power supply voltage
67, 68	ELECTRICAL CHARACTERISTICS 3. DC Characteristics (1) Current rating	Changed the table format Added Main TIMER mode current Added Flash Memory Current Moved A/D Converter Current
71	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (3) Built-in CR Oscillation Characteristics	Added Frequency stability time at Built-in high-speed CR
72	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (4-1) Operating Conditions of Main and USB PLL (4-2) Operating Conditions of Main PLL	Added Main PLL clock frequency Added USB clock frequency Added the figure of Main PLL connection and USB PLL connection
73	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (6) Power-on Reset Timing	Added Time until releasing Power-on reset Changed the figure of timing
75-77	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (7) External Bus Timing	Modified Data output time
82-89	ELECTRICAL CHARACTERISTICS 4. AC Characteristics (8) CSIO/UART Timing	Modified from UART Timing to CSIO/UART Timing Changed from Internal shift clock operation to Master mode Changed from External shift clock operation to Slave mode
96	ELECTRICAL CHARACTERISTICS 5. 12bit A/D Converter	Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage Modified Stage transition time to operation permission Modified the minimum value of Reference voltage
105-108	ELECTRICAL CHARACTERISTICS 9. Return Time from Low-Power Consumption Mode	Added Return Time from Low-Power Consumption Mode
109	ORDERING INFORMATION	Change to full part number
110	PACKAGE DIMENSIONS	Deleted FPT-64P-M24, FPT-64P-M23, FPT-80P-M21, FPT-100P-M20

Note: Please see "Document History" about later revised information.

Document History

Document Title: CY9A310A Series, 32-bit Arm® Cortex®-M3 FM3 Microcontroller

Document Number: 002-04674

Revision	ECN	Submission Date	Description of Change
**	–	12/16/2014	Migrated to Cypress and assigned document number 002-04674. No change to document contents.
*A	5198894	04/06/2016	Updated to Cypress template.
*B	5490454	03/09/2017	<p>Changed package codes as follows FTP-64P-M38 -> LQD064, FTP-64P-M39 -> LQG064 LCC-64P-M24 -> VNC064, FPT-80P-M37 ->LQH080 FPT-100P-M23 ->LQI100, FTP-100P-M06 -> PQH100 BGA-112P-M04 -> LBC112</p> <p><related pages> “2 Packages” (page 8), “3 Pin Assignment” (page 9 to 14), “12.2 Recommended Operating Conditions” (page 61), “13 Ordering Information” (page 104), “14 Package Dimensions” (page 105-111)</p> <p>Changed “J-TAG” to “JTAG” in “4 List of Pin Functions” (page 28).</p> <p>Added note in “4 List of Pin Functions” (page 39).</p> <p>Updated “12.4.7 Power-on Reset Timing” (page 68)</p> <p>Added 15. Errata (page 112)</p> <p>Change the name from “USB Function” to “USB Device” (Page 1, 7, 38)</p> <p>Corrected the following statement Analog port input current → Analog port input leak current in chapter 12.5. 12-bit A/D Converter (Page 91)</p> <p>Added the Baud rate spec in “12.4.10 CSIO/UART Timing” (Page 77, 79, 81, 83)</p>
*C	5768636	06/12/2017	Updated Cypress Logo and Copyright.
*D	6616654	07/08/2019	Updated Ordering Information: Updated part numbers. Updated to new template.
*E	6943846	08/05/2020	Updated Ordering Information

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Code Examples](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

[cypress.com/support](#)

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

© Cypress Semiconductor Corporation, 2011-2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](#). Other names and brands may be claimed as property of their respective owners.