

Silicon Carbide Junction Transistor/Schottky Diode Co-pack

Features Package

- 175°C Maximum Operating Temperature
- Gate Oxide free SiC switch
- Exceptional Safe Operating Area
- Integrated SiC Schottky Rectifier
- Excellent Gain Linearity
- Temperature Independent Switching Performance
- Low output capacitance
- \bullet Positive temperature co-efficient of $R_{DS,ON}$
- Suitable for connecting an anti-parallel diode

- Compatible with Si MOSFET/IGBT Gate Drive ICs
- > 20 µs Short-Circuit Withstand Capability
- Lowest-in-class Conduction Losses
- High Circuit Efficiency
- Minimal Input Signal distortion
- High Amplifier Bandwidth
- Reduced cooling requirements
- Reduced system size

GA10SICP12-247

Advantages **Advantages Applications Applications**

- Down Hole Oil Drilling, Geothermal Instrumentation
- Hybrid Electric Vehicles (HEV)
- Solar Inverters
- Switched-Mode Power Supply (SMPS)
- Power Factor Correction (PFC)
- Induction Heating
- Uninterruptible Power Supply (UPS)
- Motor Drives

Maximum Ratings at T^j = 175 °C, unless otherwise specified

Mechanical Properties

GA10SICP12-247

Electrical Characteristics at T^j = 175 °C, unless otherwise specified

Reverse Recovery Charge Q_r and Q_r and R tbd nC

Figures

TBD TBD

Figure 1: Typical Output Characteristics at 25 °C Figure 2: Typical Output Characteristics at 125 °C

TBD TBD

Figure 3: Typical Output Characteristics at 175 °C Figure 4: Typical Gate Source I-V Characteristics vs. Temperature

Figure 5: Normalized On-Resistance and Current Gain vs.

Figure 6: Typical Blocking Characteristics

TBD TBD

Figure 7: Capacitance Characteristics **Figure 8: Capacitance Characteristics Figure 8: Capacitance Characteristics**

Figure 9: Typical Hard-switched Turn On Waveforms Figure 10: Typical Hard-switched Turn Off Waveforms

Figure 11: Typical Turn On Energy Losses and Switching Times vs. Temperature

Figure 12: Typical Turn Off Energy Losses and Switching Times vs. Temperature

Figure 13: Typical Turn On Energy Losses vs. Drain Current

Figure 14: Typical Turn Off Energy Losses vs. Drain Current

Figure 15: Typical Gate Current Waveform Figure 16: Typical Hard Switched Device Power Loss vs. Switching Frequency ¹

Figure 17: Power Derating Curve Figure 18: Forward Bias Safe Operating Area 1 – Representative values based on device switching energy loss. Actual losses will depend on gate drive conditions, device load, and circuit topology.

 $\pmb{0}$ 25 °C Drain Current, $\frac{1}{10}$ $\frac{1}{15}$
-15 75 °C 125° C $-10-$ 175 °C -20 -4 -3 -2 -1 $\mathbf 0$ Drain Voltage, V_{DS} (V)

Figure 21: Typical FWD Forward Characteristics

Figure 19: Turn-Off Safe Operating Area **Figure 20: Transient Thermal Impedance**

GA10SICP12-247

Gate Drive Theory of Operation for the GA10SICP12-263

The SJT transistor is a current controlled transistor which requires a positive gate current for turn-on as well as to remain in on-state. An ideal gate current waveform for ultra-fast switching of the SJT, while maintaining low gate drive losses, is shown in Figure 22.

Figure 22: Idealized Gate Current Waveform

Gate Currents, IG,pk**/-I**G,pk **and Voltages during Turn-On and Turn-Off**

An SJT is rapidly switched from its blocking state to on-state, when the necessary gate charge, Q_G, for turn-on is supplied by a burst of high gate current, $I_{G,on}$, until the gate-source capacitance, C_{GS} , and gate-drain capacitance, C_{GD} , are fully charged.

$$
I_{G,on} * t_1 \ge Q_{gs} + Q_{gd}
$$

The $I_{G,pon}$ pulse should ideally terminate, when the drain voltage falls to its on-state value, in order to avoid unnecessary drive losses during the steady on-state. In practice, the rise time of the $I_{G,on}$ pulse is affected by the parasitic inductances, L_{par} in the module and drive circuit. A voltage developed across the parasitic inductance in the source path, Ls, can de-bias the gate-source junction, when high drain currents begin to flow through the device. The applied gate voltage should be maintained high enough, above the V_{GS, ON} level to counter these effects.

A high negative peak current, -I_{G,off} is recommended at the start of the turn-off transition, in order to rapidly sweep out the injected carriers from the gate, and achieve rapid turn-off. While satisfactory turn off can be achieved with $V_{GS} = 0 V$, a negative gate voltage V_{GS} may be used in order to speed up the turn-off transition.

Steady On-State

After the device is turned on, I_G may be advantageously lowered to $I_{G,steady}$ for reducing unnecessary gate drive losses. The $I_{G,steady}$ is determined by noting the DC current gain, h_{FE} , of the device

The desired I_{G steady} is determined by the peak device junction temperature T_J during operation, drain current I_D, DC current gain h_{FE}, and a 50 % safety margin to ensure operating the device in the saturation region with low on-state voltage drop by the equation:

$$
I_{G,steady} \approx \frac{I_D}{h_{FE}(T, I_D)} * 1.5
$$

GA10SICP12-247

ieneSi EMICONDUCTOR

Package Dimensions:

NOTE

2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS
2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.