
DL PACKAGE

- High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock **Buffering Applications**
- Output Skew, t_{Sk(o)}, Less Than 250 ps
- Pulse Skew, $t_{sk(p)}$, Less Than 650 ps
- Supports up to Four Unbuffered SDRAM **Dual Inline Memory Modules (DIMMs)**
- I²C Serial Interface Provides Individual **Enable Control for Each Output**
- Operates at 3.3 V
- Distributed V_{CC} and Ground Pins Reduce **Switching Noise**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015
- Packaged in 48-Pin Shrink Small Outline (DL) Package

description

The CDC318 is a high-performance clock buffer that distributes one input (A) to 18 outputs (Y) with minimum skew for clock distribution. The CDC318 operates from a 3.3-V power supply, and is characterized for operation from 0°C to 70°C.

The device provides a standard mode (100K-bits/s) I²C serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the I²C device address table. Both of the I²C inputs (SDATA and SCLOCK) provide integrated pullup resistors (typically 140 k Ω) and are 5-V tolerant.



NC - No internal connection

Three 8-bit I²C registers provide individual enable control for each of the outputs. All outputs default to enabled at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit is written to the control register. The registers are write only and must be accessed in sequential order (i.e., random access of the registers is not supported).

The CDC318 provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state. When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Intel is a trademark of Intel Corporation




FUNCTION TABLE

INP	UTS			OUTPUTS		
OE	Α	1Y0-1Y3	2Y0-2Y3	3Y0-3Y3	4Y0-4Y3	5Y0-5Y1
L	Χ	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Н	L	L	L	L	L	L
Н	Н	н†	н†	н†	н†	H [†]

[†] The function table assumes that all outputs are enabled via the appropriate I²C configuration register bit. If the output is disabled via the appropriate configuration bit, then the output is driven to a low state, regardless of the state of the A input.

logic diagram (positive logic)





Terminal Functions

	TERMINAL		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
1Y0-1Y3	4, 5, 8, 9	0	3.3-V SDRAM byte 0 clock outputs
2Y0-2Y3	13, 14, 17, 18	0	3.3-V SDRAM byte 1 clock outputs
3Y0-3Y3	31, 32, 35, 36	0	3.3-V SDRAM byte 2 clock outputs
4Y0-4Y3	40, 41, 44, 45	0	3.3-V SDRAM byte 3 clock outputs
5Y0-5Y1	21, 28	0	3.3-V clock outputs provided for feedback control of external phase-locked loops (PLLs)
А	11	I	Clock input
OE	38	I	Output enable. When asserted, OE puts all outputs in a high-impedance state. A nominal 140 -k Ω pullup resistor is internally integrated.
SCLOCK	25	I	I ² C serial clock input. A nominal 140-kΩ pullup resistor is internally integrated.
SDATA	24	I/O	Bidirectional I 2 C serial data input/output. A nominal 140-k Ω pullup resistor is internally integrated.
GND	6, 10, 15, 19, 22, 26, 27, 30, 34, 39, 43		Ground
NC	1, 2, 47, 48		No internal connection. Reserved for future use.
Vcc	3, 7, 12, 16, 20, 23, 29, 33, 37, 42, 46		3.3-V power supply

I²C DEVICE ADDRESS

A7	A6	A5	A4	А3	A2	A1	A0 (R/W)
Н	Н	L	Н	L	L	Н	_

I²C BYTE 0-BIT DEFINITION[†]

BIT	DEFINITION	DEFAULT VALUE
7	2Y3 enable (pin 18)	Н
6	2Y2 enable (pin 17)	Н
5	2Y1 enable (pin 14)	Н
4	2Y0 enable (pin 13)	Н
3	1Y3 enable (pin 9)	Н
2	1Y2 enable (pin 8)	Н
1	1Y1 enable (pin 5)	Н
0	1Y0 enable (pin 4)	Н

[†]When the value of the bit is high, the output is enabled. When the value of the bit is low, the output is forced to a low state. The default value of all bits is high.



I²C BYTE 1-BIT DEFINITION[†]

BIT	DEFINITION	DEFAULT VALUE
7	4Y3 enable (pin 45)	Н
6	4Y2 enable (pin 44)	Н
5	4Y1 enable (pin 41)	Н
4	4Y0 enable (pin 40)	Н
3	3Y3 enable (pin 36)	Н
2	3Y2 enable (pin 35)	Н
1	3Y1 enable (pin 32)	Н
0	3Y0 enable (pin 31)	Н

[†]When the value of the bit is high, the output is enabled. When the value of the bit is low, the output is forced to a low state. The default value of all bits is high.

I²C BYTE 2-BIT DEFINITION[†]

BIT	DEFINITION	DEFAULT VALUE
7	5Y1 enable (pin 28)	Н
6	5Y0 enable (pin 21)	Н
5	Reserved	Н
4	Reserved	Н
3	Reserved	Н
2	Reserved	Н
1	Reserved	Н
0	Reserved	Н

[†]When the value of the bit is high, the output is enabled. When the value of the bit is low, the output is forced to a low state. The default value of all bits is high.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	. −0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	. −0.5 V to 4.6 V
Input voltage range, V _I (SCLOCK, SDATA) (see Note 1)	. −0.5 V to 6.5 V
Output voltage range, V _O (SDATA) (see Note 1)	. −0.5 V to 6.5 V
Voltage range applied to any output in the high or power-off state, V _O –0.5	V to V_{CC} +0.5 V
Current into any output in the low state (except SDATA), IO	48 mA
Current into SDATA in the low state, I _O	12 mA
Input clamp current, I _{IK} (V _I < 0) (SCLOCK)	–50 mA
Output clamp current, I _{OK} (V _O < 0) (SDATA)	–50 mA
Package thermal impedance, θ _{JA} (see Notes 2 and 3)	84°C/W
Storage temperature range, T _{stq}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero. The absolute maximum power dissipation allowed at T_A = 55°C (in still air) is 1.2 W.
 - 3. Thermal impedance (Θ_{JA}) can be considerably lower if the device is soldered on the PCB board with a copper layer underneath the package. A simulation on a PCB board (3 in. × 3 in.) with two internal copper planes (1 oz. cu, 0.036 mm thick) and 0.071 mm cu (202) in area underneath the package, resulted in $\Theta_{JA} = 60^{\circ}$ C/W. This would allow 1.2 W total power dissipation at TA = 70°C.

recommended operating conditions (see Note 4)

			MIN	TYP	MAX	UNIT
Vcc	3.3-V core supply voltage		3.135		3.465	V
		A, OE	2		V _{CC} +0.3	V
VIH	High-level input voltage	SDATA, SCLOCK (see Note 3)	2.2		5.5	V
		A, OE	-0.3		0.8	V
VIL	Low-level input voltage	SDATA, SCLOCK (see Note 3)	0		1.04	V
IOH	High-level output current	Y outputs			1	mA
loL	Low-level output current	Y outputs			-1	mA
rį	Input resistance to V _{CC}	SDATA, SCLOCK (see Note 3)		140		kΩ
f(SCL)	SCLOCK frequency				100	kHz
t(BUS)	Bus free time		4.7			μs
tsu(START)	START setup time		4.7			μs
th(START)	START hold time		4			μs
tw(SCLL)	SCLOCK low pulse duration		4.7			μs
tw(SCLH)	SCLOCK high pulse duration		4			μs
^t r(SDATA)	SDATA input rise time				1000	ns
tf(SDATA)	SDATA input fall time				300	ns
t _{su(SDATA)}	SDATA setup time		250			ns
^t h(SDATA)	SDATA hold time		0			ns
t _{su(STOP)}	STOP setup time		4			μs
TA	Operating free-air temperature		0		70	°C

NOTE 4: The CMOS-level inputs fall within these limits: V_{IH} min = $0.7 \times V_{CC}$ and V_{IL} max = $0.3 \times V_{CC}$.



CDC318 1-LINE TO 18-LINE CLOCK DRIVER WITH I²C CONTROL INTERFACE SCAS587B – JANUARY 1997 – REVISED MARCH 1998

otherwise noted)

electrical characteristics over recommended operating free-air temperature range (unless

PARAMETER			TEST CON	IDITIONS	MIN	TYP	MAX	UNIT	
۷ıĸ	Input clamp voltage		V _{CC} = 3.135 V,	I _I = −18 mA			-1.2	V	
Vон	High-level output voltage	Y outputs	$V_{CC} = 3.135 \text{ V},$	I _{OH} = -1 mA	2.4			V	
		Y outputs	$V_{CC} = 3.135 \text{ V},$	I _{OL} = 1 mA			0.4		
VOL	Low-level output voltage	SDATA	V _{CC} = 3.135 V	$I_{OL} = 3 \text{ mA}$			0.4	V	
		SDATA	VCC = 3.133 V	I _{OL} = 6 mA			0.6		
		SDATA	$V_{CC} = 3.135 \text{ V},$	AO = ACC WYX			20	μΑ	
ЮН	High-level output current		$V_{CC} = 3.135 \text{ V},$	V _O = 2 V	-54		-126		
·ОН	r light-level output current	Y outputs	V _{CC} = 3.3 V,	V _O = 2.6 V		-54		mA	
			$V_{CC} = 3.465 \text{ V},$	V _O = 3.135 V	-21		-46		
			$V_{CC} = 3.135 \text{ V},$	V _O = 1 V	49		118		
IOL	IOL Low-level output current	Y outputs	$V_{CC} = 3.3 \text{ V},$	$V_0 = 0.7 V$		58		mA	
			$V_{CC} = 3.465 \text{ V},$	V _O = 0.4 V	23		53		
		А]				5		
lιΗ	High-level input current	OE	$V_{CC} = 3.465 \text{ V},$	AI = ACC			20	μΑ	
		SCLOCK, SDATA					20		
		А]				-5		
I _{IL}	Low-level input current	OE	$V_{CC} = 3.465 \text{ V},$	$V_I = GND$	-10		-50	μΑ	
		SCLOCK, SDATA			-10		-50		
loz	High-impedance-state output	current	$V_{CC} = 3.465 \text{ V},$	$V_O = 3.465 \text{ V or } 0$			±10	μΑ	
l _{off}	Off-state current	SCLOCK, SDATA	$V_{CC} = 0$,	$V_{I} = 0 \text{ V to } 5.5 \text{ V}$			50	μΑ	
ICC	Supply current		V _{CC} = 3.465 V,	IO = 0		0.2	0.5	mA	
ΔlCC	Change in supply current		V _{CC} = 3.135 V to 3.46 One input at V _{CC} – 0. All other inputs at V _{CC}	.6 V,			500	μΑ	
	Dyanmic I _{CC} at 100 MHz		V _{CC} = 3.465 V,	C _L = 20 pF,		360		mA	
Cl	Input capacitiance		$V_I = V_{CC}$ or GND,	V _C C = 3.3 V		4		pF	
СО	Output capacitance		$V_O = V_{CC}$ or GND,	V _C C = 3.3 V		6		pF	
C _{I/O}	SDATA I/O capacitance		$V_{I/O} = V_{CC}$ or GND,	V _{CC} = 3.3 V		7		pF	




switching characteristics over recommended operating conditions

PARAMETER			FROM	то	TEST CONDITIONS	MIN	MAX	UNIT
	Low-to-high level propagation delay time		А	Υ		1.2	4.5	ns
^t PLH			SCLOCK↓	SDATA valid	$V_{CC} = 3.3 \text{ V} \pm 0.185 \text{ V},$ See Figure 3		2	μs
^t PLH	Low-to-high level propagation of	delay time	SDATA [↑]	Υ	$V_{CC} = 3.3 \text{ V} \pm 0.185 \text{ V},$ See Figure 3		150	ns
			А	Υ		1.2	4.5	ns
^t PHL	High-to-low level propagation delay time		SCLOCK↓	SDATA valid	V _{CC} = 3.3 V ±0.185 V, See Figure 3		2	μs
^t PHL	High-to-low level propagation delay time		SDATA↑	Υ	V _{CC} = 3.3 V ±0.185 V, See Figure 3		150	ns
^t PZH	Enable time to the high level		OE	Y		1	7	
^t PZL	Enable time to the low level]	'		1	7	ns
^t PHZ	Disable time from the high level		OE	Y		1	7	ns
tPLZ	Disable time from the low level]	T		1	7	115
tsk(o)	Skew time		А	Υ			250	ps
^t sk(p)	Skew time		А	Υ			650	ps
^t sk(pr)	Skew time		А	Υ			1	ns
t _r	Rise time			Υ		0.5	2.4	ns
+	Rise time (see Note 5 and	SDATA			C _L = 10 pF	6		ns
t _r	Figure 3)	SDAIA			$C_L = 400 \text{ pF}$		950	115
t _f	Fall time			Υ		0.5	2.3	ns
+.	Fall time (see Note 5 and				C _L = 10 pF	20		ns
tf	Figure 3)	SDATA			C _L = 400 pF		250	115

NOTE 5: This parameter has a lower limit than BUS specification. This allows use of series resistors for current spike protection.



PARAMETER MEASUREMENT INFORMATION




- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq 2.5 \,\text{ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




NOTES: A. Output skew, $t_{Sk(O)}$, is calculated as the greater of:

- The difference between the fastest and slowest of tpLHn (n = 1:18)
- The difference between the fastest and slowest of t_{PHLn} (n = 1:18)
- B. Pulse skew, $t_{Sk(p)}$, is calculated as the greater of $|t_{PLHn} t_{PHLn}|$ (n = 1:18)
- C. Process skew, tsk(pr), is calculated as the greater of:
 - The difference between the fastest and slowest of tpLHn (n = 1:18) across multiple devices under identical operating conditions
 - $\ \, \text{The difference between the fastest and slowest of } \\ t_{PHLn} \, (n=1:18) \, \text{across multiple devices under identical operating conditions} \\ \, \text{The difference between the fastest and slowest of } \\ t_{PHLn} \, (n=1:18) \, \text{across multiple devices under identical operating conditions} \\ \, \text{The difference between the fastest and slowest of } \\ t_{PHLn} \, (n=1:18) \, \text{across multiple devices under identical operating conditions} \\ \text{The difference between the fastest and slowest of } \\ \text{The difference between the fastest and slowest of } \\ \text{The difference between the fastest and } \\ \text{Th$

Figure 2. Waveforms for Calculation of $t_{sk(o)}$, $t_{sk(p)}$, $t_{sk(pr)}$



PARAMETER MEASUREMENT INFORMATION



NOTES: A. The repeat start condition is not supported.

5

6

B. All input pulses are supplied by generators having hte following characteristics: PRR \leq 100 kHz, $Z_O = 50 \ \Omega$, $t_f \geq$ 10 ns, $t_f \geq$ 10 ns.

Figure 3. Propagation Delay Times, tr and tf

I²C data byte 1 I²C data byte 2




MECHANICAL INFORMATION

DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118



PACKAGE OPTION ADDENDUM

16-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDC318DL	OBSOLETE	SSOP	DL	48	TBD	Call TI	Call TI
CDC318DLR	OBSOLETE	SSOP	DL	48	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti.com/lpw	Telephony	www.ti.com/telephony
	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com	amplifier.ti.com dataconverter.ti.com dsp.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti.com/lpw Audio Automotive Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated