# **FEATURES:**

- $5\Omega$  A/B bi-directional switch
- · Isolation Under Power-Off Conditions
- · Over-voltage tolerant
- · Latch-up performance exceeds 100mA
- Vcc = 2.3V 3.6V, normal range
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- · Available in TSSOP package

# **DESCRIPTION:**

The CBTLV16245 is a set of 16-bit bus switches. It has standard 16245 pinouts. The device is organized as dual 8-bit low resistance switches with independent Output Enable ( $x\overline{OE}$ ) control inputs. The switches can be turned on under the control of the LVTTL-compatible Output Enable signals ( $x\overline{OE}$ ) for bidirectional data flow between port A and port B. When  $x\overline{OE}$  is high, the switch is off and a high impedance exists between Port A and Port B.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to Vcc through a pullup resistor.


### **APPLICATIONS:**

· 3.3V High Speed Bus Switching and Bus Isolation

# **FUNCTIONAL BLOCK DIAGRAM**

# 

# SIMPLIFIED SCHEMATIC, EACH SWITCH




INDUSTRIAL TEMPERATURE RANGE

MAY 2019

20E



# PIN CONFIGURATION



# TOP VIEW

Package Type Package Type	Package Code	Order Code	
TSSOP	PAG48	PAG	

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max.	Unit
Vcc	Supply Voltage Range	-0.5 to 4.6	V
Vı	Input Voltage Range	-0.5 to 4.6	V
	Continuous Channel Current	128	mA
lık	Input Clamp Current, VI/O < 0	-50	mA
Тѕтс	Storage Temperature Range	-65 to +150	°C

#### NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.

# PIN DESCRIPTION

Pin Names	Description
хОĒ	Output Enable (Active LOW)
xAx	Port A Inputs or Outputs
xBx	Port B Inputs or Outputs

# FUNCTION TABLE (EACH 8-BIT BUS SWITCH) (1)

Input	
ŌĒ	Operation
L	A-Port = B-Port
Н	Disconnect

#### NOTE:

H = HIGH Voltage Level
 L = LOW Voltage Level

# OPERATING CHARACTERISTICS(1)

Symbol	Parameter Test Conditions		Min.	Max.	Unit
Vcc	Supply Voltage		2.3	3.6	V
ViH	High-Level Control Input Voltage	Vcc = 2.3V to 2.7V	1.7	_	V
		Vcc = 2.7V to 3.6V	2	_	
VIL	Low-Level Control Input Voltage	Vcc = 2.3V to 2.7V	_	0.7	V
		Vcc = 2.7V to 3.6V	_	0.8	
TA	Operating Free-Air Temperature		-40	+85	°C

#### NOTE:

1. All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.



### 74CBTLV16245 LOW-VOLTAGE 16-BIT BUS SWITCH

# DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Min.	Тур. <sup>(1)</sup>	Max.	Unit	
VIK	Control Inputs, Data I/O	Vcc = 3V, Iı = −18mA	_	_	-1.2	٧	
lı	Control Inputs	Vcc = 3.6V, Vi = Vcc or GNE	)	_	_	±1	μΑ
loz	Data I/O	Vcc = 3.6V, Vo = 0V or 3.6V	switch disabled	_	_	5	μΑ
loff		Vcc = 0V, Vi or Vo = 0V or 3	.6V	_	_	10	μΑ
Icc		VCC = 3.6V, IO = 0, VI = VCC	or GND	_	_	10	μΑ
$\Delta$ lcc $^{(2)}$	Control Inputs	Vcc = 3.6V, one input at 3V, o	ther inputs at Vcc or GND	_	_	300	μΑ
Сі	Control Inputs	VI = 3V or 0	_	4	_	рF	
CIO(OFF)		$Vo = 3V \text{ or } 0, \overline{OE} = Vcc$	_	9	_	рF	
	Max. at Vcc = 2.3V	VI = 0 Io = 64mA		_	5	8	
	Typ. at Vcc = 2.5V		Io = 24mA	_	5	8	
Ron <sup>(3)</sup>		VI = 1.7V	Io = 15mA	_	27	40	Ω
		VI = 0	Io = 64mA	_	5	7	
	Vcc = 3V		Io = 24mA	_	5	7	
		VI = 2.4V	Io = 15mA	_	10	15	

#### NOTES:

- 1. Typical values are at 3.3V, +25°C ambient.
- 2. The increase in supply current is attributable to each input that is at the specified voltage level rather than Vcc or GND.
- 3. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch.

# **SWITCHING CHARACTERISTICS**

		Vcc = 2.5	5V ± 0.2V	$Vcc = 3.3V \pm 0.3V$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPD <sup>(1)</sup>	Propagation Delay	_	0.15	_	0.25	ns
	A to B or B to A					
ten	Output Enable Time	1	5	1	4.5	ns
	OE to A or B					
tois	Output Disable time	1	5.5	1	5	ns
	OE to A or B					

#### NOTE:


<sup>1.</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impededance).




# TEST CIRCUITS AND WAVEFORMS

# **TEST CONDITIONS**

Symbol	Vcc <sup>(1)</sup> =3.3V±0.3V	Vcc <sup>(2)</sup> =2.5V±0.2V	
VLOAD	6	2 x Vcc	V
VIH	3	Vcc	V
VT	1.5	Vcc / 2	٧
VLZ	300	150	mV
VHZ	300	150	mV
CL	50	30	рF



Propagation Delay



Test Circuits for All Outputs

#### **DEFINITIONS:**

 $\mathsf{CL} = \mathsf{Load}$  capacitance: includes jig and probe capacitance.

 $\mbox{\it RT}$  = Termination resistance: should be equal to  $\mbox{\it ZOUT}$  of the Pulse Generator.

#### NOTES:

- 1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.
- 2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

#### **ENABLE** DISABLE Vін CONTROL Vт **INPUT** 0V tpzl tPLZ ◀ VLOAD/2 OUTPUT VLOAD/2 SWITCH) **NORMALLY** Vol + Vlz CLOSED LOW Vol tpHZ ◀ OUTPUT Vон **SWITCH** Von -Vhz **NORMALLY OPEN** ٥V HIGH 0V

#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times


# **SWITCH POSITION**

Test	Switch
tplz/tpzL	Vload
tpHz/tpzH	GND
tro	Open



# 74CBTLV16245

# **ORDERING INFORMATION**



# Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
	74CBTLV16245PAG	PAG48	TSSOP	I
	74CBTLV16245PAG8	PAG48	TSSOP	I

# Datasheet Document History

12/04/2014	Pg.	1,2,5	Updated the ordering information by removing the "IDT" notation, obsolete package "TVSOP" and non RoHS
			part and by adding Tape and Reel information.
05/06/2019	Pg.	2,6	Added  table  under pin  configuration  diagram  with  detailed  package  information  and  orderable  part  information  table.  Updated  detailed  package  information  and  orderable  part  information  table.  Updated  detailed  package  information  and  orderable  part  information  table.  Updated  detailed  package  information  and  orderable  part  information  table.  Updated  detailed  package  information  and  orderable  part  information  table  detailed  package  information  and  orderable  part  information  and  orderable  and  order
			the ordering information diagram in clearer detail.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

# **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/