

Features

- High speed
 - 15 ns
- Fast t_{DOE}
- CMOS for optimum speed/power
- Low active power
 - 550 mW (max, 15 ns “L” version)
- Low standby power
 - 0.275 mW (max, “L” version)
- 2 V data retention (“L” version only)
- Easy memory expansion with \overline{CE} and \overline{OE} features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected

Functional Description


The CY7C199N is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}) and active LOW Output Enable (\overline{OE}) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 81% when deselected. The CY7C199N is available in 28-pin TSOP I package.

An active LOW Write Enable signal (\overline{WE}) controls the writing/reading operation of the memory. When \overline{CE} and \overline{WE} inputs are both LOW, data on the eight data input/output pins (I/O_0 through I/O_7) is written into the memory location addressed by the address present on the address pins (A_0 through A_{14}). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and Write Enable (\overline{WE}) is HIGH. A die coat is used to improve alpha immunity.

For a complete list of related documentation, [click here](#).

Logic Block Diagram




Contents

Pin Configuration	3	Ordering Information	10
Selection Guide	3	Ordering Code Definitions	10
Maximum Ratings	4	Package Diagrams	11
Operating Range	4	Acronyms	12
Electrical Characteristics	4	Document Conventions	12
Capacitance	5	Units of Measure	12
AC Test Loads and Waveforms	5	Document History Page	13
Data Retention Characteristics	5	Sales, Solutions, and Legal Information	14
Data Retention Waveform	5	Worldwide Sales and Design Support	14
Switching Characteristics	6	Products	14
Switching Waveforms	7	PSoC® Solutions	14
Typical DC and AC Characteristics	9	Cypress Developer Community	14
Truth Table	10	Technical Support	14

Pin Configuration

Figure 1. 28-pin TSOP 1 pinout



Selection Guide

Description		-15	Unit
Maximum Access Time		15	ns
Maximum Operating Current	L	100	mA
Maximum CMOS Standby Current	L	0.05	mA

Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

- Storage Temperature -65 °C to +150 °C
- Ambient Temperature with Power Applied -55 °C to +125 °C
- Supply Voltage to Ground Potential (Pin 28 to Pin 14) -0.5 V to +7.0 V
- DC Voltage Applied to Outputs in High Z State ^[1] -0.5 V to V_{CC} + 0.5 V

- DC Input Voltage ^[1] -0.5 V to V_{CC} + 0.5 V
- Output Current into Outputs (LOW) 20 mA
- Static Discharge Voltage (per MIL-STD-883, Method 3015) > 2001 V
- Latch-up Current > 200 mA

Operating Range

Range	Ambient Temperature ^[2]	V _{CC}
Commercial	0 °C to +70 °C	5 V ± 10%

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-15		Unit
			Min	Max	
V _{OH}	Output HIGH Voltage	V _{CC} = Min, I _{OH} = -4.0 mA	2.4	-	V
V _{OL}	Output LOW Voltage	V _{CC} = Min, I _{OL} = 8.0 mA	-	0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage		-0.5	0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-5	+5	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-5	+5	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max, I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC}	L	-	100 mA
I _{SB1}	Automatic CE Power-down Current – TTL Inputs	Max V _{CC} , CE ≥ V _{IH} , V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}	L	-	5 mA
I _{SB2}	Automatic CE Power-down Current – CMOS Inputs	Max V _{CC} , CE ≥ V _{CC} - 0.3 V, V _{IN} ≥ V _{CC} - 0.3 V, or V _{IN} ≤ 0.3 V, f = 0	L	-	0.05 mA

Notes


1. V_{IL} (min) = -2.0 V for pulse durations of less than 20 ns.
2. T_A is the "instant on" case temperature.

Capacitance

Parameter ^[3]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{CC} = 5.0 V	8	pF
C _{OUT}	Output capacitance		8	pF

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms ^[4]




Data Retention Characteristics

Over the Operating Range (L-version only)

Parameter	Description	Conditions ^[5]	Min	Max	Unit	
V _{DR}	V _{CC} for Data Retention	V _{CC} = V _{DR} = 2.0 V, CE ≥ V _{CC} - 0.3 V, V _{IN} ≥ V _{CC} - 0.3 V or V _{IN} ≤ 0.3 V	2.0	–	V	
I _{CCDR}	Data Retention Current		L	–	10	μA
t _{CDR} ^[3]	Chip Deselect to Data Retention Time		0	–	ns	
t _R ^[4]	Operation Recovery Time		200	–	μs	

Data Retention Waveform

Figure 3. Data Retention Waveform



Notes

- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. t_R ≤ 3 ns for -15 speed.
- 5. No input may exceed V_{CC} + 0.5 V.

Switching Characteristics




Over the Operating Range

Parameter ^[6]	Description	7C199-15		Unit
		Min	Max	
Read Cycle				
t_{RC}	Read Cycle Time	15	–	ns
t_{AA}	Address to Data Valid	–	15	ns
t_{OHA}	Data Hold from Address Change	3	–	ns
t_{ACE}	\overline{CE} LOW to Data Valid	–	15	ns
t_{DOE}	\overline{OE} LOW to Data Valid	–	7	ns
t_{LZOE}	\overline{OE} LOW to Low Z ^[7]	0	–	ns
t_{HZOE}	\overline{OE} HIGH to High Z ^[7, 8]	–	7	ns
t_{LZCE}	\overline{CE} LOW to Low Z ^[7]	3	–	ns
t_{HZCE}	\overline{CE} HIGH to High Z ^[7, 8]	–	7	ns
t_{PU}	\overline{CE} LOW to Power-up	0	–	ns
t_{PD}	\overline{CE} HIGH to Power-down	–	15	ns
Write Cycle ^[9, 10]				
t_{WC}	Write Cycle Time	15	–	ns
t_{SCE}	\overline{CE} LOW to Write End	10	–	ns
t_{AW}	Address Set-up to Write End	10	–	ns
t_{HA}	Address Hold from Write End	0	–	ns
t_{SA}	Address Set-up to Write Start	0	–	ns
t_{PWE}	\overline{WE} Pulse Width	9	–	ns
t_{SD}	Data Set-up to Write End	9	–	ns
t_{HD}	Data Hold from Write End	0	–	ns
t_{HZWE}	\overline{WE} LOW to High Z ^[7, 8]	–	7	ns
t_{LZWE}	\overline{WE} HIGH to Low Z ^[7]	3	–	ns

Notes

- Test conditions assume signal transition time of 3 ns or less for -15 speed, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with $C_L = 5$ pF as in part (b) of [Figure 2 on page 5](#). Transition is measured ± 500 mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for write cycle No. 3 (WE Controlled, OE LOW) is the sum of t_{HZWE} and t_{SD} .

Switching Waveforms

Figure 4. Read Cycle No. 1 [11, 12]

Figure 5. Read Cycle No. 2 [12, 13]

Figure 6. Write Cycle No. 1 (\overline{WE} Controlled) [14, 15, 16]


Notes

11. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
12. \overline{WE} is HIGH for read cycle.
13. Address valid prior to or coincident with \overline{CE} transition LOW.
14. The internal write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
15. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
16. If \overline{CE} goes HIGH simultaneously with \overline{WE} HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) [17, 18, 19]














Figure 8. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [19, 20]



Notes

- 17. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with $C_L = 5$ pF as in part (b) of Figure 2 on page 5. Transition is measured ± 500 mV from steady-state voltage.
- 18. Data I/O is high impedance if $\overline{\text{OE}} = V_{IH}$.
- 19. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.
- 20. The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .
- 21. During this period, the I/Os are in the output state. Do not apply input signals.

Typical DC and AC Characteristics



Truth Table


\overline{CE}	\overline{WE}	\overline{OE}	Inputs/Outputs	Mode	Power
H	X	X	High Z	Deselect/Power-down	Standby (I_{SB})
L	H	L	Data Out	Read	Active (I_{CC})
L	L	X	Data In	Write	Active (I_{CC})
L	H	H	High Z	Selected, Output disabled	Active (I_{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C199NL-15ZXC	51-85071	28-pin TSOP I (Pb-free)	Commercial

Contact your Local Cypress sales representative for availability of these parts


Ordering Code Definitions



Package Diagrams

Figure 9. 28-pin TSOP I (8 × 13.4 × 1.2 mm) Package Outline, 51-85071

NOTE: ORIENTATION I.D MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2



51-85071 *J

Acronyms

Acronym	Description
\overline{CE}	Chip Enable
CMOS	Complementary Metal-Oxide Semiconductor
I/O	Input/Output
\overline{OE}	Output Enable
SOJ	Small Outline J-lead
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
TSOP	Thin Small Outline Package
\overline{WE}	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
$^{\circ}C$	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mW	milliwatt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7C199N, 32K × 8 Static RAM				
Document Number: 001-06493				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	423877	NXR	02/02/2006	New data sheet.
*A	2892510	VKN	03/18/2010	Removed 12 ns, 20 ns, 25 ns, 35 ns, and 55 ns speed bins related information in all instances across the document. Removed Industrial and Military Temperature Range related information in all instances across the document. Removed 28-pin PDIP (300 Mils) package related information in all instances across the document. Updated Ordering Information : Updated part numbers. Updated Package Diagrams : spec 51-85071 – Changed revision from *G to *H. Removed spec 51-85014 *D. Updated to new template.
*B	3109199	AJU	12/13/2010	Updated Ordering Information : No change in part numbers. Added Ordering Code Definitions .
*C	3244591	PRAS	04/29/2011	Updated Package Diagrams : spec 51-85071 – Changed revision from *H to *I. Added Acronyms and Units of Measure . Updated to new template. Completing Sunset Review.
*D	4379476	VINI	05/14/2014	Updated Switching Waveforms : Added Note 21 and referred the same note in DATA I/O in Figure 8 . Updated Package Diagrams : spec 51-85071 – Changed revision from *I to *J. Updated to new template. Completing Sunset Review.
*E	4573121	VINI	11/18/2014	Updated Functional Description : Added "For a complete list of related documentation, click here ." at the end.
*F	4776874	VINI	05/26/2015	Updated Functional Description : Updated description. Updated to new template. Completing Sunset Review.
*G	5984694	AESATMP8	12/05/2017	Updated logo and Copyright.
*H	6102775	VINI	03/19/2018	Updated to new template. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2006-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.