



OPA620

Wideband Precision OPERATIONAL AMPLIFIER

FEATURES

- LOW NOISE: 2.3nV/√Hz
- HIGH OUTPUT CURRENT: 100mA
- FAST SETTLING: 25ns (0.01%)
- GAIN-BANDWIDTH PRODUCT: 200MHz
- UNITY-GAIN STABLE
- LOW OFFSET VOLTAGE: ±200µV
- LOW DIFFERENTIAL GAIN/PHASE ERROR
- 8-PIN DIP, SO-8 PACKAGES

APPLICATIONS

- LOW NOISE PREAMPLIFIER
- LOW NOISE DIFFERENTIAL AMPLIFIER
- HIGH-RESOLUTION VIDEO
- HIGH-SPEED SIGNAL PROCESSING
- LINE DRIVER
- ADC/DAC BUFFER
- ULTRASOUND
- PULSE/RF AMPLIFIERS
- ACTIVE FILTERS


DESCRIPTION

The OPA620 is a precision wideband monolithic operational amplifier featuring very fast settling time, low differential gain and phase error, and high output current drive capability.

The OPA620 is internally compensated for unity-gain stability. This amplifier has a very low offset, fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. Unlike "current-feedback" amplifier designs, the OPA620 may be used in all op amp applications requiring high speed and precision.

Low noise and distortion, wide bandwidth, and high linearity make this amplifier suitable for RF and video applications. Short-circuit protection is provided by an internal current-limiting circuit.

The OPA620 is available in plastic and ceramic DIP and SO-8 packages. Two temperature ranges are offered: -40° C to $+85^{\circ}$ C and -55° C to $+125^{\circ}$ C.



©1988 Burr-Brown Corporation

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 5 VDC$, $R_L = 100\Omega$, and $T_A = +25^{\circ}C$, unless otherwise noted.

		OPA620KP, KU		OPA620SG				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT NOISE								
Voltage: f _O = 100Hz	$R_{S} = 0\Omega$		10			*		nV/√ <u>Hz</u>
f _O = 1kHz			5.5			*		nV/√Hz
$f_0 = 10 kHz$			3.3			*		nV/√Hz
$f_0 = 100 kHz$			2.5			*		nV/√Hz
$f_0 = 1MHz$ to 100MHz			2.3			*		nV/√Hz
$f_B = 100Hz$ to $10MHz$			8.0			*		μVrms
Current: $f_0 = 10kHz$ to 100MHz			2.3			*		pA/√Hz
OFFSET VOLTAGE ⁽¹⁾								
Input Offset Voltage	$V_{CM} = 0VDC$		±200	±1000		*	*	μV
Average Drift	$T_A = T_{MIN}$ to T_{MAX}		±8			*		μV/°C
Supply Rejection	$\pm V_{CC} = 4.5V$ to 5.5V	50	60		*	*		dB
BIAS CURRENT								
Input Bias Current	V _{CM} = 0VDC		15	30		*	*	μA
OFFSET CURRENT								
Input Offset Current	V _{CM} = 0VDC		0.2	2		*	*	μΑ
INPUT IMPEDANCE								
Differential	Open-Loop		15 1			*		kΩ pF
Common-Mode			1 1			*		MΩ pF
INPUT VOLTAGE RANGE								
Common-Mode Input Range		±3.0	±3.5		*	*		V
Common-Mode Rejection	$V_{IN} = \pm 2.5 VDC, V_O = 0 VDC$	65	75		*	*		dB
OPEN-LOOP GAIN, DC								
Open-Loop Voltage Gain	$R_{L} = 100\Omega$	50	60		*	*		dB
	$R_{L} = 50\Omega$	48	58		*	*		dB
FREQUENCY RESPONSE								
Closed-Loop Bandwidth	Gain = +1V/V		300			*		MHz
(-3dB)	Gain = +2V/V		100			*		MHz
(002)	Gain = +5V/V		40			*		MHz
	Gain = +10V/V		20			*		MHz
Gain-Bandwidth Product	$Gain \ge +5V/V$		200			*		MHz
Differential Gain	3.58MHz, G = +1V/V		0.05			*		%
Differential Phase	3.58MHz, G = +1V/V 3.58MHz, G = +1V/V		0.05			*		Degrees
Harmonic Distortion ⁽²⁾	$G = +2V/V, f = 10MHz, V_0 = 2Vp-p$		0.05			7		Degrees
	$G = +2\sqrt{7}$, $T = 100012$, $V_0 = 2\sqrt{p}$ -p Second Harmonic		-61	-50		*	*	dBc ⁽³⁾
	Third Harmonic		-65	-55		*	*	dBc
Full Power Bandwidth ⁽²⁾	$V_0 = 5Vp-p$, Gain = +1V/V	11	16	-55	*	*	~	MHz
		27	40		*	*		
Claux Data ⁽²⁾	$V_0 = 2Vp-p$, Gain = +1V/V					1		MHz
Slew Rate ⁽²⁾ Overshoot	2V Step, Gain = $-1V/V$	175	250 10		*	*		V/µs %
	2V Step, Gain = $-1V/V$					1		1
Settling Time: 0.1%	2V Step, Gain = -1V/V		13			*		ns
0.01%			25			*		ns
Phase Margin	Gain = +1V/V		60			*		Degrees
Rise Time	Gain = +1V/V, 10% to 90%							
	V _O = 100mVp-p; Small Signal V _O = 6Vp-p; Large Signal		2 22			*		ns ns
RATED OUTPUT								
Voltage Output	$R_{L} = 100\Omega$	±3.0	±3.5		*	*		v
Vollage Output	$R_L = 50\Omega$	±3.0 ±2.5	±3.0		*	*		v
Output Resistance	$M_L = 5002$ 1MHz, Gain = +1V/V	12.5	0.015			*		Ω
•	Gain = +1V/V					*		
Load Capacitance Stability Short Circuit Current	Continuous		20 ±150			*		pF mA
	Continuous		100			7		
POWER SUPPLY	±)/		F					
Rated Voltage Derated Performance	±V _{CC}	4.0	5	6.0		*		VDC
Current, Quiescent	$\pm V_{CC}$ I _O = 0mA	4.0	21	6.0 23	*	*	*	VDC mA
	1 ₀ = 011A		21	23		*	*	
TEMPERATURE RANGE				6-				
Specification: KP, KU	Ambient Temperature	-40		+85	*		*	°C
SG	Ambient T				-55		+125	°C
Operating: SG	Ambient Temperature				-55		+125	°C
KP, KU		-40		+85				°C
θ_{JA} : SG						125		°C/W
KP KU			90					°C/W °C/W
			100	1		1		

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



SPECIFICATIONS (CONT)

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)


At V_{CC} = \pm 5VDC, R_L = 100 Ω , and T_A = T_{MIN} to T_{MAX}, unless otherwise noted.

	CONDITIONS	OPA620KP, KU			OPA620SG			
PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE								
Specification: KP, KU	Ambient Temperature	-40		+85	*		*	°C
SG					-55		+125	°C
OFFSET VOLTAGE ⁽¹⁾								
Average Drift	Full Temp.		±8			*		μV/°C
Supply Rejection	0° C to +70°C \pm V _{CC} = 4.5V to 5.5V	45	60		*	*		dB
	Full Temp., $\pm V_{CC} = 4.5$ to 5.5V	40	55		*	*		dB
BIAS CURRENT								
Input Bias Current	Full Temp., V _{CM} = 0VDC		15	40		*	*	μA
OFFSET CURRENT								
Input Offset Current	Full Temp., V _{CM} = 0VDC		0.2	5		*	*	μΑ
INPUT VOLTAGE RANGE								
Common-Mode Input Range		±2.5	±3.0		*	*		V
Common-Mode Rejection	$V_{IN} = \pm 2.5 VDC, V_O = 0 VDC$	60	75		*	*		dB
OPEN LOOP GAIN, DC								
Open-Loop Voltage Gain	$R_{L} = 100\Omega$	46	60		*	*		dB
	$R_{L} = 50\Omega$	44	58		*	*		dB
RATED OUTPUT								
Voltage Output	0° C to +70°C, R _L = 100 Ω	±3.0	±3.5		*	*		V
-	-40° C to +85°C, R _L = 100 Ω	±2.75	±3.25		*	*		V
	0° C to +70°C, R _L = 50 Ω	±2.5	±3.0		*	*		V
	-40° C to $+85^{\circ}$ C, R _L = 50Ω	±2.25	<u>+2.7</u>		*	*		V
POWER SUPPLY								
Current, Quiescent	$I_O = 0 m A$		21	25		*	*	mA

* Same specifications as for KP, KU.

NOTES: (1) Offset Voltage specifications are also guaranteed with units fully warmed up. (2) Parameter is guaranteed by characterization. (3) dBc = dB referred to carrier-input signal.

PIN CONFIGURATION



ORDERING INFORMATION

Basic Model Number Performance Grade Code K = -40°C to +85°C S = -55°C to +125°C Package Code	<u>OPA620</u>	()
G = 8-pin Ceramic DIP P = 8-pin Plastic DIP U = SO-8 Surface Mount		

ABSOLUTE MAXIMUM RATINGS

Supply	±7VDC
Internal Power Dissipation ⁽¹⁾	See Applications Information
Differential Input Voltage	Total V _{CC}
Input Voltage Range	See Applications Information
Storage Temperature Range: SG	–65°C to +150°C
KP, KU	–40°C to +125°C
Lead Temperature (soldering, 10s)	
(soldering, SO-8, 3s)	+260°C
Output Short Circuit to Ground (+25°C)	Continuous to Ground
Junction Temperature (T _J)	

NOTE: (1) Packages must be derated based on specified θ_{JA} . Maximum T_J must be observed.

PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA620KP	8-Pin Plastic DIP	006
OPA620KU	SO-8 Surface Mount	182
OPA620SG	8-Pin Ceramic DIP	157

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY


This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.







At V_{CC} = $\pm 5 VDC,~R_L$ = 100 $\Omega,$ and T_A = +25°C, unless otherwise noted.








At V_{CC} = ± 5 VDC, R_L = 100 Ω , and T_A = +25°C, unless otherwise noted.



















At V_{CC} = $\pm 5 VDC,\,R_L$ = 100 $\Omega,$ and T_A = +25°C, unless otherwise noted.







At V_{CC} = $\pm 5 VDC,\,R_L$ = 100 $\Omega,$ and T_A = +25°C, unless otherwise noted.






SETTLING TIME vs CLOSED-LOOP GAIN 100 V_O = 2V Step 80 Settling Time (ns) 0.01% 60 40 20 0.1% 0 -2 -6 -7 -10 -1 -3 -4 -5 -8 -9 Closed-Loop Amplifier Gain (V/V)














At V_{CC} = $\pm 5 VDC,~R_L$ = 100 $\Omega,~and~T_A$ = +25°C, unless otherwise noted.
















APPLICATIONS INFORMATION

DISCUSSION OF PERFORMANCE

The OPA620 provides a level of speed and precision not previously attainable in monolithic form. Unlike current feedback amplifiers, the OPA620's design uses a "classical" operational amplifier architecture and can therefore be used in all traditional operational amplifier applications. While it is true that current feedback amplifiers can provide wider bandwidth at higher gains, they offer many disadvantages. The asymmetrical input characteristics of current feedback amplifiers (i.e., one input is a low impedance) prevents them from being used in a variety of applications. In addition, unbalanced inputs make input bias current errors difficult to correct. Bias current cancellation through matching of inverting and non-inverting input resistors is impossible because the input bias currents are uncorrelated. Current noise is also asymmetrical and is usually significantly higher on the inverting input. Perhaps most important, settling time to 0.01% is often extremely poor due to internal design tradeoffs. Many current feedback designs exhibit settling times to 0.01% in excess of 10 microseconds even though 0.1% settling times are reasonable. Such amplifiers are completely inadequate for fast settling 12-bit applications.

The OPA620's "classical" operational amplifier architecture employs true differential and fully symmetrical inputs to eliminate these troublesome problems. All traditional circuit configurations and op amp theory apply to the OPA620. The use of low-drift thin-film resistors allows internal operating currents to be laser-trimmed at wafer-level to optimize AC performance such as bandwidth and settling time, as well as DC parameters such as input offset voltage and drift. The result is a wideband, high-frequency monolithic operational amplifier with a gain-bandwidth product of 200MHz, a 0.01% settling time of 25ns, and an input offset voltage of 200 μ V.

WIRING PRECAUTIONS

Maximizing the OPA620's capability requires some wiring precautions and high-frequency layout techniques. Oscillation, ringing, poor bandwidth and settling, gain peaking, and instability are typical problems plaguing all high-speed amplifiers when they are improperly used. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths. They should also be as short as possible. The entire physical circuit should be as small as practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the amplifier's input terminals. Stray signal coupling from the output or power supplies to the inputs should be minimized. All circuit element leads should be no longer than 1/4 inch (6mm) to minimize lead inductance, and low values of resistance should be used. This will minimize time constants formed with the circuit capacitances and will eliminate stray, parasitic circuits.

Grounding is the most important application consideration for the OPA620, as it is with all high-frequency circuits. Oscillations at frequencies of 200MHz and above can easily occur if good grounding techniques are not used. A heavy ground plane (2 oz. copper recommended) should connect all unused areas on the component side. Good ground planes can reduce stray signal pickup, provide a low resistance, low inductance common return path for signal and power, and can conduct heat from active circuit package pins into ambient air by convection.

Supply bypassing is extremely critical and must *always* be used, especially when driving high current loads. Both power supply leads should be bypassed to ground as close as possible to the amplifier pins. Tantalum capacitors (1 μ F to 10 μ F) with very short leads are recommended. A parallel 0.1 μ F ceramic should be added at the supply pins. Surface mount bypass capacitors will produce excellent results due to their low lead inductance. Additionally, suppression filters can be used to isolate noisy supply lines. Properly bypassed and modulation-free power supply lines allow full amplifier output and optimum settling time performance.

Points to Remember

1) Don't use point-to-point wiring as the increase in wiring inductance will be detrimental to AC performance. However, if it must be used, very short, direct signal paths are required. The input signal ground return, the load ground return, and the power supply common should all be connected to the same physical point to eliminate ground loops, which can cause unwanted feedback.

2) Good component selection is essential. Capacitors used in critical locations should be a low inductance type with a high quality dielectric material. Likewise, diodes used in critical locations should be Schottky barrier types, such as HP5082-2835 for fast recovery and minimum charge storage. Ordinary diodes will not be suitable in RF circuits.

3) Whenever possible, solder the OPA620 directly into the PC board without using a socket. Sockets add parasitic capacitance and inductance, which can seriously degrade AC performance or produce oscillations. If sockets must be used, consider using zero-profile solderless sockets such as Augat part number 8134-HC-5P2. Alternately, Teflon[®] stand-offs located close to the amplifier's pins can be used to mount feedback components.

4) Resistors used in feedback networks should have values of a few hundred ohms for best performance. Shunt capacitance problems limit the acceptable resistance range to about $lk\Omega$ on the high end and to a value that is within the amplifier's output drive limits on the low end. Metal film and carbon resistors will be satisfactory, but wirewound resistors (even "non-inductive" types) are absolutely *unacceptable* in high-frequency circuits.

5) Surface-mount components (chip resistors, capacitors, etc) have low lead inductance and are therefore strongly recommended. Circuits using all surface-mount components with the OPA620KU (SO-8 package) will offer the best AC performance. The parasitic package inductance and capacitance for the SO-8 is lower than the both the Cerdip and 8-lead Plastic DIP.

Teflon® E. I. Du Pont de Nemours & Co.



6) Avoid overloading the output. Remember that output current must be provided by the amplifier to drive its own feedback network as well as to drive its load. Lowest distortion is achieved with high impedance loads.

7) Don't forget that these amplifiers use $\pm 5V$ supplies. Although they will operate perfectly well with $\pm 5V$ and $\pm 5.2V$, use of $\pm 15V$ supplies will destroy the part.

8) Standard commercial test equipment has not been designed to test devices in the OPA620's speed range. Benchtop op amp testers and ATE systems will require a special test head to successfully test these amplifiers.

9) Terminate transmission line loads. Unterminated lines, such as coaxial cable, can appear to the amplifier to be a capacitive or inductive load. By terminating a transmission line with its characteristic impedance, the amplifier's load then appears purely resistive.

10) Plug-in prototype boards and wire-wrap boards will not be satisfactory. A clean layout using RF techniques is essential; there are no shortcuts.

OFFSET VOLTAGE ADJUSTMENT

The OPA620's input offset voltage is laser-trimmed and will require no further adjustment for most applications. However, if additional adjustment is needed, the circuit in Figure 1 can be used without degrading offset drift with temperature. Avoid external adjustment whenever possible since extraneous noise, such as power supply noise, can be inadvertently coupled into the amplifier's inverting input terminal. Remember that additional offset errors can be created by the amplifier's input bias currents. Whenever possible, match the impedance seen by both inputs as is shown with R_3 . This will reduce input bias current errors to the amplifier's offset current, which is typically only 0.2μ A.




FIGURE 1. Offset Voltage Trim.

INPUT PROTECTION

Static damage has been well recognized for MOSFET devices, but any semiconductor device deserves protection from this potentially damaging source. The OPA620 incorporates on-chip ESD protection diodes as shown in Figure 2. This eliminates the need for the user to add external protection diodes, which can add capacitance and degrade AC performance.

All pins on the OPA620 are internally protected from ESD by means of a pair of back-to-back reverse-biased diodes to either power supply as shown. These diodes will begin to conduct when the input voltage exceeds either power supply by about 0.7V. This situation can occur with loss of the amplifier's power supplies while a signal source is still present. The diodes can typically withstand a continuous current of 30mA without destruction. To insure long term reliability, however, diode current should be externally limited to 10mA or so whenever possible.




FIGURE 2. Internal ESD Protection.

The internal protection diodes are designed to withstand 2.5kV (using Human Body Model) and will provide adequate ESD protection for most normal handling procedures. However, static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, static protection is strongly recommended when handling the OPA620.

OUTPUT DRIVE CAPABILITY

The OPA620's design uses large output devices and has been optimized to drive 50Ω and 75Ω resistive loads. The device can easily drive 6Vp-p into a 50Ω load. This highoutput drive capability makes the OPA620 an ideal choice for a wide range of RF, IF, and video applications. In many cases, additional buffer amplifiers are unneeded.

Internal current-limiting circuitry limits output current to about 150mA at 25°C. This prevents destruction from accidental shorts to common and eliminates the need for external current-limiting circuitry. Although the device can withstand momentary shorts to either power supply, it is not recommended.



Many demanding high-speed applications such as ADC/ DAC buffers require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitances at the inputs of flash A/D converters. As shown in Figure 3, the OPA620 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing with frequency.






FIGURE 3. Small-Signal Output Impedance vs Frequency.

THERMAL CONSIDERATIONS

The OPA620 does not require a heat sink for operation in most environments. The use of a heat sink, however, will reduce the internal thermal rise and will result in cooler, more reliable operation. At extreme temperatures and under full load conditions a heat sink is necessary. See "Maximum Power Dissipation" curve, Figure 4.





The internal power dissipation is given by the equation $P_D = P_{DQ} + P_{DL}$, where P_{DQ} is the quiescent power dissipation and P_{DL} is the power dissipation in the output stage due to the load. (For $\pm V_{CC} = \pm 5V$, $P_{DQ} = 10V \times 23mA = 230mW$, max). For the case where the amplifier is driving a grounded load (R_L) with a DC voltage ($\pm V_{OUT}$) the maximum value of P_{DL} occurs at $\pm V_{OUT} = \pm V_{CC}/2$, and is equal to P_{DL} , max = ($\pm V_{CC}$)²/4 R_L . Note that it is the voltage across the output transistor, and not the load, that determines the power dissipated in the output stage.

When the output is shorted to ground, $P_{DL} = 5V \times 150 \text{mA} = 750 \text{mW}$. Thus, $P_D = 230 \text{mW} + 750 \text{mW} \approx 1 \text{W}$. Note that the short-circuit condition represents the maximum amount of internal power dissipation that can be generated. Thus, the "Maximum Power Dissipation" curve starts at 1W and is derated based on a 175°C maximum junction temperature and the junction-to-ambient thermal resistance, θ_{JA} , of each package. The variation of short-circuit current with temperature is shown in Figure 5.




FIGURE 5. Short-Circuit Current vs Temperature.

CAPACITIVE LOADS

The OPA620's output stage has been optimized to drive resistive loads as low as 50 Ω . Capacitive loads, however, will decrease the amplifier's phase margin which may cause high frequency peaking or oscillations. Capacitive loads greater than 20pF should be buffered by connecting a small resistance, usually 5 Ω to 25 Ω , in series with the output as shown in Figure 6. This is particularly important when driving high capacitance loads such as flash A/D converters.

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable (29pF/foot for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.




FIGURE 6. Driving Capacitive Loads.



COMPENSATION

The OPA620 is internally compensated and is stable in unity gain with a phase margin of approximately 60° . However, the unity gain buffer is the most demanding circuit configuration for loop stability and oscillations are most likely to occur in this gain. If possible, use the device in a noise gain of two or greater to improve phase margin and reduce the susceptibility to oscillation. (Note that, from a stability standpoint, an inverting gain of -1V/V is equivalent to a noise gain of 2.) Gain and phase response for other gains are shown in the Typical Performance Curves.

The high-frequency response of the OPA620 in a good layout is very flat with frequency. However, some circuit configurations such as those where large feedback resistances are used, can produce high-frequency gain peaking. This peaking can be minimized by connecting a small capacitor in parallel with the feedback resistor. This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier (typically 2pF after PC board mounting), and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor, or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closedloop gains are required, a three-resistor attenuator (tee network) is recommended to avoid using large value resistors with large time constants.

SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the value of the output transition, a 2V step. Thus, settling time to 0.01% requires an error band of $\pm 200\mu$ V centered around the final value of 2V.

Settling time, specified in an inverting gain of one, occurs in only 25ns to 0.01% for a 2V step, making the OPA620 one of the fastest settling monolithic amplifiers commercially available. Settling time increases with closed-loop gain and output voltage change as described in the Typical Performance Curves. Preserving settling time requires critical attention to the details as mentioned under "Wiring Precautions." The amplifier also recovers quickly from input overloads. Overload recovery time to linear operation from a 50% overload is typically only 30ns.

In practice, settling time measurements on the OPA620 prove to be very difficult to perform. Accurate measurement is next to impossible in all but the very best equipped labs. Among other things, a fast flat-top generator and high speed oscilloscope are needed. Unfortunately, fast flat-top genera-

tors, which settle to 0.01% in sufficient time, are scarce and expensive. Fast oscilloscopes, however, are more commonly available. For best results, a sampling oscilloscope is recommended. Sampling scopes typically have bandwidths that are greater than 1GHz and very low capacitance inputs. They also exhibit faster settling times in response to signals that would tend to overload a real-time oscilloscope.

Figure 7 shows the test circuit used to measure settling time for the OPA620. This approach uses a 16-bit sampling oscilloscope to monitor the input and output pulses. These waveforms are captured by the sampling scope, averaged, and then subtracted from each other in software to produce the error signal. This technique eliminates the need for the traditional "false-summing junction," which adds extra parasitic capacitance. Note that instead of an additional flat-top generator, this technique uses the scope's built-in calibration source as the input signal.




FIGURE 7. Settling Time Test Circuit.

DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. DG is defined as the percent change in closed-loop gain over a specified change in output voltage level. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. Both DG and DP are specified at the NTSC sub-carrier frequency of 3.58MHz. DG and DP increase with closed-loop gain and output voltage transition as shown in the Typical Performance Curves. All measurements were performed using a Tektronix model VM700 Video Measurement Set.



DISTORTION

The OPA620's harmonic distortion characteristics into a 50Ω load are shown vs frequency and power output in the Typical Performance Curves. Distortion can be further improved by increasing the load resistance as illustrated in Figure 8. Remember to include the contribution of the feedback resistance when calculating the effective load resistance seen by the amplifier.




FIGURE 8. 10MHz Harmonic Distortion vs Load Resistance.

Two-tone third-order intermodulation distortion (IM) is an important parameter for many RF amplifier applications. Figure 9 shows the OPA620's two-tone third-order IM intercept vs frequency. For these measurements, tones were spaced 1MHz apart. This curve is particularly useful for determining the magnitude of the third-order IM products as a function of frequency, load resistance, and gain. For example, assume that the application requires the OPA620 to operate in a gain of $\pm 2V/V$ and drive 2Vp-p (4dBm for each tone) into 50 Ω at a frequency of 10MHz. Referring to Figure 9 we find that the intercept point is ± 40 dBm. The magnitude of the third-order IM products can now be easily calculated from the expression:

Third IMD =
$$2(OPI^{3}P - P_{o})$$

where $OPI^{3}P$ = third-order output intercept, dBm P_{o} = output level/tone, dBm/tone Third IMD = third-order intermodulation ratio below each output tone, dB For this case $OPI^{3}P = 40dBm$, $P_{0} = 4dBm$, and the thirdorder IMD = 2(40 - 10) = 72dB below either 4dBm tone. The OPA620's low IMD makes the device an excellent choice for a variety of RF signal processing applications.




FIGURE 9. 2-Tone, 3rd Order Intermodulation Intercept vs Frequency.

NOISE FIGURE

The OPA620's voltage and current noise spectral densities are specified in the Typical Performance Curves. For RF applications, however, Noise Figure (NF) is often the preferred noise specification since it allows system noise performance to be more easily calculated. The OPA620's Noise Figure vs Source Resistance is shown in Figure 10.




FIGURE 10. Noise Figure vs Source Resistance.



SPICE MODELS

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model using MicroSim Corporation's PSpice is available for the OPA620. This simulation model is available through the Burr-Brown web site at www.burr-brown.com or by contacting the Burr-Brown Applications Department.

Extensive reliability testing has been performed on the

OPA620. Accelerated life testing (2000 hours) at maximum

operating temperature was used to calculate MTTF at an ambient temperature of 25° C. These test results yield MTTF of: Cerdip package = 1.31E+9 Hours, Plastic DIP = 5.02E+7 Hours, and SO-8 = 2.94E+7 Hours. Additional tests such as PCT have also been performed. Reliability reports are available upon request for each of the package options offered.

DEMONSTRATION BOARDS

Demonstration boards are available to speed protyping. The 8-pin DIP packaged parts may be evaluated using the DEM-OPA65XP board while the SO-8 packaged part may be evaluated using the DEM-OPA65XU board. Both of these boards come partially assembled from your local distributor (the external resistors and the amplifier are not included).

RELIABILITY DATA





FIGURE 11. Video Distribution Amplifier.










FIGURE 13. Low Noise, Wideband FET Input Op Amp.




FIGURE 14. Differential Line Driver for 50Ω or 75Ω Systems.




FIGURE 15. Wideband, Fast-Settling Instrumentation Amplifier.





FIGURE 16. Unity Gain Difference Amplifier.







IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated