

### **Freescale Semiconductor** Data Sheet

Document Number: MSC7110 Rev. 11, 4/2008

> MAP-BGA–400 17 mm 17 mm

# **Low-Cost 16-bit DSP with DDR Controller**





- 8 Kbyte boot ROM.
- AHB-Lite crossbar switch that allows parallel data transfers between four master ports and six slave ports, where each port connects to an AHB-Lite bus; fixed or round robin priority programmable at each slave port; programmable bus parking at each slave port; low power mode.
- Internal PLL generates up to 266 MHz clock for the SC1400 core and up to 133 MHz for the crossbar switch, DMA channels, and other peripherals.
- Clock synthesis module provides predivision of PLL input clock; independent clocking of the internal timers and DDR module; programmable operation in the SC1400 low power Stop mode; independent shutdown of different regions of the device.
- Enhanced 16-bit wide host interface (HDI16) provides a glueless connection to industry-standard microcomputers, microprocessors, and DSPs and can also operate with an 8-bit host data bus, making if fully compatible with the DSP56300 HI08 from the external host side.
- DDR memory controller that supports byte enables for up to a 32-bit data bus; glueless interface to 133 MHz 14-bit page mode DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte; and 16-bit or 32-bit external data bus.
- Programmable memory interface with independent read buffers, programmable predictive read feature for each buffer, and a write buffer.
- System control unit performs software watchdog timer function; includes programmable bus time-out monitors on AHB-Lite slave buses; includes bus error detection and programmable time-out monitors on AHB-Lite master buses; and has address out-of-range detection on each crossbar switch buses.
- Event port collects and counts important signal events including DMA and interrupt requests and trigger events such as interrupts, breakpoints, DMA transfers, or wake-up events; units operate independently, in sequence, or triggered externally; can be used standalone or with the OCE10.
- Multi-channel DMA controller with 32 time-multiplexed unidirectional channels, priority-based time-multiplexing between channels using 32 internal priority levels, fixed- or round-robin-priority operation, major-minor loop structure, and DONE or DRACK protocol from requesting units.
- One TDM module with independent receive and transmit, programmable sharing of frame sync and clock, programmable word size (8 or 16-bit), hardware-base A-law/ -law conversion, up to 50 Mbps data rate, up to 128 channels, with glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses.
- UART with full-duplex operation up to 5.0 Mbps.
- Up to 41 general-purpose input/output (GPIO) ports.
- I<sup>2</sup>C interface that allows booting from EEPROM devices up to 1 Mbyte.
- Two quad timer modules, each with sixteen configurable 16-bit timers.
- fieldBIST™ unit detects and provides visibility into unlikely field failures for systems with high availability to ensure structural integrity, that the device operates at the rated speed, is free from reliability defects, and reports diagnostics for partial or complete device inoperability.
- Standard JTAG interface allows easy integration to system firmware and internal on-chip emulation (OCE10) module.
- Optional booting external host via 8-bit or 16-bit access through the HDI16,  $I^2C$ , or SPI using in the boot ROM to access serial SPI Flash/EEPROM devices; different clocking options during boot with the PLL on or off using a variety of input frequency ranges.





# **Table of Contents**











# <span id="page-3-0"></span>**1 Pin Assignments**

This section includes diagrams of the MSC7110 package ball grid array layouts and pinout allocation tables.

# <span id="page-3-1"></span>**1.1 MAP-BGA Ball Layout Diagrams**

Top and bottom views of the MAP-BGA package are shown in **Figure 2** and **Figure 3** with their ball location index numbers.



**Note:** The display is for mask set 1L44X. For mask set 1M88B, A16 is BM3 and B15 is BM2.

#### **Figure 2. MSC7110 Molded Array Process-Ball Grid Array (MAP-BGA), Top View**





**Note:** The display is for mask set 1L44X. For mask set 1M88B, A16 is BM3 and B15 is BM2.





# <span id="page-5-0"></span>**1.2 Signal List By Ball Location**

**Table 1** lists the signals sorted by ball number and configuration.

### **Table 1. MSC7110 Signals by Ball Designator**







### **Table 1. MSC7110 Signals by Ball Designator (continued)**





### **Table 1. MSC7110 Signals by Ball Designator (continued)**





### **Table 1. MSC7110 Signals by Ball Designator (continued)**





### **Table 1. MSC7110 Signals by Ball Designator (continued)**

![](_page_10_Picture_0.jpeg)

![](_page_10_Picture_173.jpeg)

### **Table 1. MSC7110 Signals by Ball Designator (continued)**

![](_page_11_Picture_0.jpeg)

![](_page_11_Picture_182.jpeg)

### **Table 1. MSC7110 Signals by Ball Designator (continued)**

![](_page_12_Picture_0.jpeg)

![](_page_12_Picture_179.jpeg)

### **Table 1. MSC7110 Signals by Ball Designator (continued)**

![](_page_13_Picture_0.jpeg)

![](_page_13_Picture_190.jpeg)

### **Table 1. MSC7110 Signals by Ball Designator (continued)**

![](_page_14_Picture_0.jpeg)

![](_page_14_Picture_190.jpeg)

### **Table 1. MSC7110 Signals by Ball Designator (continued)**

![](_page_15_Picture_0.jpeg)

![](_page_15_Picture_151.jpeg)

### **Table 1. MSC7110 Signals by Ball Designator (continued)**

# <span id="page-16-0"></span>**2 Specifications**

This chapter covers power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the *MSC711x Reference Manual*.

**Note:** The MSC7110 electrical specifications are preliminary and many are from design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. Finalized specifications will be published after thorough characterization and device qualifications have been completed.

# <span id="page-16-1"></span>**2.1 Maximum Ratings**

### **CAUTION**

**This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V<sub>DD</sub>).** 

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

**Table 2** describes the maximum electrical ratings for the MSC7110.

![](_page_16_Picture_188.jpeg)

![](_page_16_Picture_189.jpeg)

**Notes: 1.** Functional operating conditions are given in **Table 3.**

**2.** Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.

**3.** Section 3.1, [Thermal Design Considerations](#page-37-0) includes a formula for computing the chip junction temperature (T<sub>J</sub>).

![](_page_17_Picture_0.jpeg)

**Specifications**

# <span id="page-17-0"></span>**2.2 Recommended Operating Conditions**

**Table 3** lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

![](_page_17_Picture_227.jpeg)

![](_page_17_Picture_228.jpeg)

# <span id="page-17-1"></span>**2.3 Thermal Characteristics**

**Table 4** describes thermal characteristics of the MSC7110 for the MAP-BGA package.

![](_page_17_Picture_229.jpeg)

#### **Table 4. Thermal Characteristics for MAP-BGA Package**

**Section 3.1**, *[Thermal Design Considerations](#page-37-0)* explains these characteristics in detail.

per JEDEC JESD51-2.

# <span id="page-18-0"></span>**2.4 DC Electrical Characteristics**

This section describes the DC electrical characteristics for the MSC7110.

**Note:** The leakage current is measured for nominal voltage values must vary in the same direction (for example, both  $V_{DDIO}$ ) and  $V_{DDC}$  vary by +2 percent or both vary by -2 percent).

![](_page_18_Picture_386.jpeg)

#### **Table 5. DC Electrical Characteristics**

 $V_{REF}$  must be equal to 50% of V<sub>DDM</sub> and track V<sub>DDM</sub> variations as measured at the receiver. Peak-to-peak noise must not exceed ±2% of the DC value.

**3.** V<sub>TT</sub> is not applied directly to the MSC7110 device. It is the level measured at the far end signal termination. It should be equal to  $V_{REF}$ . This rail should track variations in the DC level of  $V_{REF}$ .

**4.** Output leakage for the memory interface is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  V<sub>DDM</sub>.<br>**5.** The core power values were measured using a standard EFR pattern at typical conditions (25°C, 200

**5.** The core power values were measured.using a standard EFR pattern at typical conditions (25°C, 200 MHz or 266 MHz, 1.2 V core).

**Table 6** lists the DDR DRAM capacitance.

#### **Table 6. DDR DRAM Capacitance**

![](_page_18_Picture_387.jpeg)

![](_page_19_Picture_0.jpeg)

# <span id="page-19-0"></span>**2.5 AC Timings**

This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC timings are based on a 30 pF load, except where noted otherwise, and a 50  $\Omega$  transmission line. For any additional pF, use the following equations to compute the delay:

- Standard interface:  $2.45 + (0.054 \times C_{load})$  ns
- DDR interface:  $1.6 + (0.002 \times C_{load})$  ns

## **2.5.1 Clock and Timing Signals**

The following tables describe clock signal characteristics. **Table 7** shows the maximum frequency values for internal (core, reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see for the allowable ranges when using the PLL).

![](_page_19_Picture_226.jpeg)

#### **Table 7. Maximum Frequencies**

#### **Table 8. Clock Frequencies in MHz**

![](_page_19_Picture_227.jpeg)

#### **Table 9. System Clock Parameters**

![](_page_19_Picture_228.jpeg)

## **2.5.2 Configuring Clock Frequencies**

This section describes important requirements for configuring clock frequencies in the MSC7110 device when using the PLL block. To configure the device clocking, you must program four fields in the Clock Control Register (CLKCTL):

- PLLDVF field. Specifies the PLL division factor. The output of the divider block is the input to the multiplier block.
- PLLMLTF field. Specifies the PLL multiplication factor. The output from the multiplier block is the VCO.
- RNG field. Selects the available PLL frequency range.
- CKSEL field. Selects the source for the core clock.

There are restrictions on the frequency range permitted at the beginning of the multiplication portion of the PLL that affect the allowable values for the PLLDVF and PLLMLTF fields. The following sections define these restrictions and provide guidelines to configure the device clocking when using the PLL. Refer to the Clock and Power Management chapter in the *MSC711x Reference Manual* for details on the clock programming model.

![](_page_20_Picture_1.jpeg)

### **2.5.2.1 PLL Multiplier Restrictions**

There are two restrictions for correct usage of the PLL block:

- The input frequency to the PLL multiplier block (that is, the output of the divider) must be in the range 10.5–19.5 MHz.
- The output frequency of the PLL multiplier must be in the range 300-600 MHz.

When programming the PLL for a desired output frequency using the PLLDVF, PLLMLTF, and RNG fields, you must meet these constraints.

### **2.5.2.2 Division Factors and Corresponding CLKIN Frequency Range**

The value of the PLLDVF field determines the allowable CLKIN frequency range, as shown in **Table 10**.

<b>PLLDVF</b> <b>Field Value</b>	<b>Divide</b> <b>Factor</b>	<b>CLKIN Frequency Range</b>	<b>Comments</b>		
0x00		10.5 to 19.5 MHz	Pre-Division by 1		
0x01	2	21 to 39 MHz	Pre-Division by 2		
0x02	3	31.5 to 58.5 MHz	Pre-Division by 3		
0x03	4	42 to 78 MHz	Pre-Division by 4		
0x04	5	52.5 to 97.5 MHz	Pre-Division by 5		
0x05	6	63 to 100 MHz	Pre-Division by 6		
0x06		73.5 to 100 MHz	Pre-Division by 7		
0x07	8	84 to 100 MHz	Pre-Division by 8		
0x08	9	94.5 to 100 MHz	Pre-Division by 9		
Note: The maximum CLKIN frequency is 100 MHz. Therefore, the PLLDVF value must be in the range from 1–9.					

**Table 10. CLKIN Frequency Ranges by Divide Factor Value**

### **2.5.2.3 Multiplication Factor Range**

The multiplier block output frequency ranges depend on the input clock frequency as shown in **Table 11**.

#### **Table 11. PLLMLTF Ranges**

![](_page_20_Picture_197.jpeg)

### **2.5.2.4 Allowed Core Clock Frequency Range**

The frequency delivered to the core, extended core, and peripheral depends on the value of the CLKCTRL[RNG] bit as shown in **Table 12**.

![](_page_20_Picture_198.jpeg)

![](_page_20_Picture_199.jpeg)

This bit along with the CKSEL determines the frequency range of the core clock.

![](_page_21_Picture_0.jpeg)

<b>CLKCTRL[CKSEL]</b>	<b>CLKCTRL[RNG]</b>	<b>Resulting</b> <b>Division</b> <b>Factor</b>	<b>Allowed Range</b> of Core Clock	<b>Comments</b>		
			Reserved	Reserved		
			$150 \leq C$ ore Clk $\leq 200$ MHz	Limited by range of PLL		
01		2	$150 \leq$ Core_Clk $\leq$ 200 MHz	Limited by range of PLL		
01		4	$75 \leq$ Core Clk $\leq$ 150 MHz	Limited by range of PLL		
Note:	This table results from the allowed range for $FOUT$ , which depends on clock selected via CLKCTRL[CKSEL].					

**Table 13. Resulting Ranges Permitted for the Core Clock**

### **2.5.2.5 Core Clock Frequency Range When Using DDR Memory**

The core clock can also be limited by the frequency range of the DDR devices in the system. **Table 14** summarizes this restriction.

![](_page_21_Picture_234.jpeg)

#### **Table 14. Core Clock Ranges When Using DDR**

### **2.5.3 Reset Timing**

The MSC7110 device has several inputs to the reset logic. All MSC7110 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. **Table 15** describes the reset sources.

![](_page_21_Picture_235.jpeg)

![](_page_21_Picture_236.jpeg)

**Table 16** summarizes the reset actions that occur as a result of the different reset sources.

![](_page_22_Picture_0.jpeg)

![](_page_22_Picture_1.jpeg)

![](_page_22_Picture_215.jpeg)

#### **Table 16. Reset Actions for Each Reset Source**

### <span id="page-22-0"></span>**2.5.3.1 Power-On Reset (PORESET) Pin**

Asserting PORESET initiates the power-on reset flow. PORESET must be asserted externally for at least 16 CLKIN cycles after external power to the MSC7110 reaches at least  $2/3$  V<sub>DD</sub>.

### **2.5.3.2 Reset Configuration**

The MSC7110 has two mechanisms for writing the reset configuration:

- From a host through the host interface (HDI16)
- From memory through the  $I<sup>2</sup>C$  interface

Five signal levels (see **Chapter 1** for signal description details) are sampled on PORESET deassertion to define the boot and operating conditions:

- BM[0–1]
- **SWTE**
- H8BIT
- HDSP

### **2.5.3.3 Reset Timing Tables**

**Table 17** and **Figure 4** describe the reset timing for a reset configuration write.

#### **Table 17. Timing for a Reset Configuration Write**

![](_page_22_Picture_216.jpeg)

![](_page_23_Picture_0.jpeg)

![](_page_23_Figure_1.jpeg)

**Figure 4. Timing Diagram for a Reset Configuration Write**

### **2.5.4 DDR DRAM Controller Timing**

This section provides the AC electrical characteristics for the DDR DRAM interface.

### **2.5.4.1 DDR DRAM Input AC Timing Specifications**

**Table 18** provides the input AC timing specifications for the DDR DRAM interface.

		Symbol	Min	Max		
No.	<b>Parameter</b>			<b>Mask Set</b> <b>1L44X</b>	<b>Mask Set</b> 1M88B	Unit
	AC input low voltage	$V_{IL}$		$V_{RFF}$ – 0.31	$V_{RFF}$ – 0.31	$\vee$
	AC input high voltage	V <sub>IH</sub>	$V_{RFF}$ + 0.31	$VDDM + 0.3$	$VDDM + 0.3$	V
201	Maximum Dn input setup skew relative to DQSn input			1026	900	ps
202	Maximum Dn input hold skew relative to DQSn input			386	900	ps
Notes:	Maximum possible skew between a data strobe (DQSn) and any corresponding bit of data (D[8n + $\{07\}$ ] if $0 \le n \le 7$ ). 1. See Table 19 for $t_{CK}$ value. 2. Dn should be driven at the same time as DQSn. This is necessary because the DQSn centering on the DQn data tenure is 3. done internally.					

**Table 18. DDR DRAM Input AC Timing**

<span id="page-23-0"></span>![](_page_23_Figure_9.jpeg)

![](_page_23_Figure_10.jpeg)

![](_page_24_Picture_0.jpeg)

### **2.5.4.2 DDR DRAM Output AC Timing Specifications**

**Table 19** and **Table 20** list the output AC timing specifications and measurement conditions for the DDR DRAM interface.

![](_page_24_Picture_321.jpeg)

#### **Table 19. DDR DRAM Output AC Timing**

**Notes:** 1. All CK/CK referenced measurements are made from the crossing of the two signals ±0.1 V.

2. t<sub>DDKHMH</sub> can be modified through the TCFG2[WRDD] DQSS override bits. The DRAM requires that the first write data strobe arrives 75–125% of a DRAM cycle after the write command is issued. Any skew between DQSn and CK must be considered when trying to achieve this 75%–125% goal. The TCFG2[WRDD] bits can be used to shift DQSn by 1/4 DRAM cycle increments. The skew in this case refers to an internal skew existing at the signal connections. By default, the CK/CK crossing occurs in the middle of the control signal (An/RAS/CAS/WE/CKE) tenure. Setting TCFG2[ACSM] bit shifts the control signal assertion 1/2 DRAM cycle earlier than the default timing. This means that the signal is asserted no earlier than 410 ps before the CK/CK crossing and no later than 677 ps after the crossing time; the device uses 1087 ps of the skew budget (the interval from -410 to +677 ps). Timing is verified by referencing the falling edge of CK. See Chapter 10 of the MSC711x Reference Manual for details.

**3.** Determined by maximum possible skew between a data strobe (DQS) and any corresponding bit of data. The data strobe should be centered inside of the data eye.

**4.** Please note that this spec is in reference to the DQSn first rising edge. It could also be referenced from CK(r), but due to programmable delay of the write strobes (TCFG2[WRDD]), there pre-amble may be extended for a full DRAM cycle. For this reason, we reference from DQSn.

**5.** All outputs are referenced to the rising edge of CK. Note that this is essentially the CK/DQSn skew in spec 208. In addition there is no real "maximum" time for the epilogue end. JEDEC does not require this is as a device limitation, but simply for the chip to guarantee fast enough write to read turn-around times. This is already guaranteed by the memory controller operation.

![](_page_25_Picture_0.jpeg)

**Figure 6** shows the DDR DRAM output timing diagram.

![](_page_25_Figure_2.jpeg)

#### **Figure 6. DDR DRAM Output Timing Diagram**

**Figure 7** provides the AC test load for the DDR DRAM bus.

![](_page_25_Figure_5.jpeg)

**Figure 7. DDR DRAM AC Test Load**

#### **Table 20. DDR DRAM Measurement Conditions**

![](_page_25_Picture_211.jpeg)

### **2.5.5 TDM Timing**

#### **Table 21. TDM Timing**

![](_page_25_Picture_212.jpeg)

![](_page_26_Picture_0.jpeg)

**Table 21. TDM Timing**

No.	<b>Characteristic</b>	<b>Expression</b>	Min	Max	<b>Units</b>
307	TDMxTCK High to TDMxTD output valid			14.0	ns
308	<b>TDMxTD hold time</b>		2.0		ns
309	TDMxTCK High to TDMxTD output high impedance			10.0	ns
310	TDMXTFS/TDMxRFS output valid 13.5		ns		
311	TDMxTFS/TDMxRFS output hold time		2.5		ns
Notes:	Output values are based on 30 pF capacitive load.				
	Inpute are referenced to the complies that the TDM is programmed to use Outpute are referenced to the programming odge ົ				

**2.** Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. Refer to the MSC711x Reference Manual for details. TDMxTCK and TDMxRCK are shown using the rising edge.

![](_page_26_Figure_5.jpeg)

#### **Figure 8. TDM Receive Signals**

<span id="page-26-0"></span>![](_page_26_Figure_7.jpeg)

**Figure 9. TDM Transmit Signals**

### <span id="page-26-1"></span>**2.5.6 HDI16 Signals**

### **Table 22. Host Interface (HDI16) Timing1, 2**

![](_page_26_Picture_193.jpeg)

![](_page_27_Picture_0.jpeg)

**ifications** 

![](_page_27_Picture_343.jpeg)

# **Table 22. Host Interface (HDI16) Timing1, 2 (continued)**

![](_page_28_Picture_0.jpeg)

![](_page_28_Picture_207.jpeg)

![](_page_28_Picture_208.jpeg)

**Figure 10** and **Figure 11** show HDI16 read signal timing. **Figure 12** and **Figure 13** show HDI16 write signal timing.

![](_page_28_Figure_4.jpeg)

**Figure 10. Read Timing Diagram, Single Data Strobe**

![](_page_29_Picture_0.jpeg)

![](_page_29_Figure_1.jpeg)

**Figure 11. Read Timing Diagram, Double Data Strobe**

![](_page_29_Figure_3.jpeg)

**Figure 12. Write Timing Diagram, Single Data Strobe**

![](_page_30_Picture_0.jpeg)

![](_page_30_Figure_1.jpeg)

![](_page_30_Figure_2.jpeg)

![](_page_30_Figure_3.jpeg)

**Figure 14. Host DMA Read Timing Diagram, HPCR[OAD] = 0**

![](_page_31_Picture_0.jpeg)

![](_page_31_Figure_1.jpeg)

**Figure 15. Host DMA Write Timing Diagram, HPCR[OAD] = 0**

![](_page_32_Picture_0.jpeg)

# **2.5.7 I2C Timing**

	<b>Characteristic</b>	Fast		
No.		Min	Max	Unit
450	SCL clock frequency	0	400	kHz
451	Hold time START condition	$(Clock period/2) - 0.3$		μs
452	SCL low period	$(Clock period/2) - 0.3$		μs
453	SCL high period	$(Clock period/2) - 0.1$		μs
454	Repeated START set-up time (not shown in figure)	$2 \times 1/F_{BCK}$		μs
455	Data hold time	$\mathbf 0$		μs
456	Data set-up time	250		ns
457	SDA and SCL rise time		700	ns
458	SDA and SCL fall time		300	ns
459	Set-up time for STOP	$(Clock period/2) - 0.7$		μs
460	Bus free time between STOP and START	$(Clock period/2) - 0.3$		μs
Note:	SDA set-up time is referenced to the rising edge of SCL. SDA hold time is referenced to the falling edge of SCL. Load capacitance on SDA and SCL is 400 pF.			

**Table 23. I2C Timing**

![](_page_32_Figure_4.jpeg)

<span id="page-32-0"></span>**Figure 16. I2C Timing Diagram**

![](_page_33_Picture_0.jpeg)

# **2.5.8 UART Timing**

No.	<b>Characteristics</b>	<b>Expression</b>	<b>Mask Set</b> <b>1L44X</b>		<b>Mask Set</b> 1M88B		Unit
			Min	Max	Min	Max	
	Internal bus clock (APBCLK)	$F_{\text{CORE}}/2$		100		133	<b>MHz</b>
	Internal bus clock period (1/APBCLK)	APBCLK	10.0		7.52		ns
400	URXD and UTXD inputs high/low duration	$16 \times T_{APBCLK}$	160.0		120.3		ns
401	URXD and UTXD inputs rise/fall time			5		5	ns
402	UTXD output rise/fall time			5		5	ns

**Table 24. UART Timing**

![](_page_33_Figure_4.jpeg)

**Figure 17. UART Input Timing**

<span id="page-33-0"></span>![](_page_33_Figure_6.jpeg)

**Figure 18. UART Output Timing**

### <span id="page-33-1"></span>**2.5.9 EE Timing**

#### **Table 25. EE0 Timing**

![](_page_33_Picture_166.jpeg)

<span id="page-33-2"></span>**[Figure 19](#page-33-2)** shows the signal behavior of the EE pin.

![](_page_33_Figure_12.jpeg)

![](_page_33_Figure_13.jpeg)

![](_page_34_Picture_0.jpeg)

# **2.5.10 Event Timing**

#### **Table 26. EVNT Signal Timing**

![](_page_34_Picture_181.jpeg)

**Figure 20** shows the signal behavior of the EVNT pin.

![](_page_34_Figure_5.jpeg)

#### **Figure 20. EVNT Pin Timing**

### **2.5.11 GPIO Timing**

### **Table 27. GPIO Signal Timing1,2,3**

![](_page_34_Picture_182.jpeg)

**Figure 21** shows the signal behavior of the GPI/GPO pin.

![](_page_34_Figure_11.jpeg)

![](_page_34_Figure_12.jpeg)

![](_page_35_Picture_0.jpeg)

# **2.5.12 JTAG Signals**

No.	<b>Characteristics</b>	<b>All frequencies</b>	Unit	
		Min	<b>Max</b>	
700	TCK frequency of operation $(1/(T_C \times 3))$ ; maximum 22 MHz)	0.0	40.0	<b>MHz</b>
701	TCK cycle time	25.0		ns
702	TCK clock pulse width measured at $V_{M}$ = 1.6 V	11.0		ns
703	TCK rise and fall times	0.0	3.0	ns
704	Boundary scan input data set-up time	5.0		ns
705	Boundary scan input data hold time	14.0		ns
706	TCK low to output data valid	0.0	20.0	ns
707	TCK low to output high impedance	0.0	20.0	ns
708	TMS, TDI data set-up time	5.0		ns
709	TMS, TDI data hold time	25.0		ns
710	TCK low to TDO data valid	0.0	24.0	ns
711	TCK low to TDO high impedance	0.0	10.0	ns
712	<b>TRST</b> assert time	100.0		ns
Note:	All timings apply to OCE module data transfers as the OCE module uses the JTAG port as an interface.			

**Table 28. JTAG Timing**

<span id="page-35-0"></span>![](_page_35_Figure_4.jpeg)

**Figure 22. Test Clock Input Timing Diagram**

![](_page_36_Picture_0.jpeg)

![](_page_36_Figure_1.jpeg)

![](_page_36_Figure_2.jpeg)

<span id="page-36-0"></span>![](_page_36_Figure_3.jpeg)

**Figure 24. Test Access Port Timing Diagram**

<span id="page-36-2"></span><span id="page-36-1"></span>![](_page_36_Figure_5.jpeg)

**Figure 25. TRST Timing Diagram**

**Ware Design Considerations** 

# <span id="page-37-1"></span>**3 Hardware Design Considerations**

This section described various areas to consider when incorporating the MSC7110 device into a system design.

### <span id="page-37-0"></span>**3.1 Thermal Design Considerations**

An estimation of the chip-junction temperature,  $T_J$ , in  $\mathrm{^{\circ}C}$  can be obtained from the following:

$$
T_J = T_A + (R_{\bigoplus JA} \times P_D) \qquad \qquad Eqn. 1
$$

where

 $T_A$  = ambient temperature near the package (°C)

 $R_{\text{HIA}}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D = P_{INT} + P_{I/O} =$  power dissipation in the package (W)

 $P_{INT} = I_{DD} \times V_{DD}$  = internal power dissipation (W)

 $P_{I/O}$  = power dissipated from device on output pins (W)

The power dissipation values for the MSC7110 are listed in **Table 4**. The ambient temperature for the device is the air temperature in the immediate vicinity that would cool the device. The junction-to-ambient thermal resistances are JEDEC standard values that provide a quick and easy estimation of thermal performance. There are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. The value that more closely approximates a specific application depends on the power dissipated by other components on the printed circuit board (PCB). The value obtained using a single layer board is appropriate for tightly packed PCB configurations. The value obtained using a board with internal planes is more appropriate for boards with low power dissipation (less than 0.02 W/cm<sup>2</sup> with natural convection) and well separated components. Based on an estimation of junction temperature using this technique, determine whether a more detailed thermal analysis is required. Standard thermal management techniques can be used to maintain the device thermal junction temperature below its maximum. If  $T_J$  appears to be too high, either lower the ambient temperature or the power dissipation of the chip.

You can verify the junction temperature by measuring the case temperature using a small diameter thermocouple (40 gauge is recommended) or an infrared temperature sensor on a spot on the device case. Use the following equation to determine T<sub>J</sub>:

$$
T_J = T_T + (\Psi_{JT} \times P_D) \qquad \qquad \text{Eqn. 2}
$$

where

 $T_T$  = thermocouple (or infrared) temperature on top of the package (°C)

 $\Psi_{IT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

![](_page_38_Picture_0.jpeg)

# <span id="page-38-0"></span>**3.2 Power Supply Design Considerations**

This section outlines the MSC7110 power considerations: power supply, power sequencing, power planes, decoupling, power supply filtering, and power consumption. It also presents a recommended power supply design and options for low-power consumption. For information on AC/DC electrical specifications and thermal characteristics, refer to **[Section 2](#page-16-0)**.

### **3.2.1 Power Supply**

The MSC7110 requires four input voltages, as shown in **Table 29**.

![](_page_38_Picture_162.jpeg)

#### **Table 29. MSC7110 Voltages**

You should supply the MSC7110 core voltage via a variable switching supply or regulator to allow for compatibility with possible core voltage changes on future silicon revisions. The core voltage is supplied with 1.2 V (+5% and –10%) across  $V_{\text{DDC}}$ and GND and the I/O section is supplied with 3.3 V ( $\pm$  10%) across V<sub>DDIO</sub> and GND. The memory and reference voltages supply the DDR memory controller block. The memory voltage is supplied with 2.5 V across  $V_{DDM}$  and GND. The reference voltage is supplied across  $V_{REF}$  and GND and must be between  $0.49 \times V_{DDM}$  and  $0.51 \times V_{DDM}$ . Refer to the JEDEC standard JESD8 (*Stub Series Terminated Logic for 2.5 Volts* (STTL\_2)) for memory voltage supply requirements.

### **3.2.2 Power Sequencing**

One consequence of multiple power supplies is that the voltage rails ramp up at different rates when power is initially applied. The rates depend on the power supply, the type of load on each power supply, and the way different voltages are derived. It is extremely important to observe the power up and power down sequences at the board level to avoid latch-up, forward biasing of ESD devices, and excessive currents, which all lead to severe device damage.

**Note:** There are five possible power-up/power-down sequence cases. The first four cases listed in the following sections are recommended for new designs. The fifth case is not recommended for new designs and must be carefully evaluated for current spike risks based on actual information for the specific application.

![](_page_39_Picture_0.jpeg)

**Ware Design Considerations** 

### **3.2.2.1 Case 1**

The power-up sequence is as follows:

- 1. Turn on the  $V_{DDIO}$  (3.3 V) supply first.
- 2. Turn on the  $V_{DDC}$  (1.2 V) supply second.
- 3. Turn on the  $V_{DDM}$  (2.5 V) supply third.
- 4. Turn on the  $V_{REF}$  (1.25 V) supply fourth (last).

The power-down sequence is as follows:

- 1. Turn off the  $V_{REF}$  (1.25 V) supply first.
- 2. Turn off the  $V_{DDM}$  (2.5 V) supply second.
- 3. Turn off the  $V_{\text{DDC}}$  (1.2 V) supply third.
- 4. Turn of the  $V_{DDIO}$  (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down of  $V_{DDIO}$  and  $V_{DDC}$  is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for  $V_{DDC}$  and  $V_{DDM}$  is less than 10 ms for power-up and power-down.
- Refer to **Figure 26** for relative timing for power sequencing case 1.

![](_page_39_Figure_17.jpeg)

**Figure 26. Voltage Sequencing Case 1**

![](_page_40_Picture_0.jpeg)

### **3.2.2.2 Case 2**

The power-up sequence is as follows:

- 1. Turn on the  $V_{DDIO}$  (3.3 V) supply first.
- 2. Turn on the  $V_{DDC}$  (1.2 V) and  $V_{DDM}$  (2.5 V) supplies simultaneously (second).
- 3. Turn on the  $V_{REF}$  (1.25 V) supply last (third).

**Note:** Make sure that the time interval between the ramp-up of  $V_{DDIO}$  and  $V_{DDC}/V_{DDM}$  is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the  $V_{REF}$  (1.25 V) supply first.
- 2. Turn off the  $V_{DDM}$  (2.5 V) supply second.
- 3. Turn off the  $V_{DDC}$  (1.2 V) supply third.
- 4. Turn of the  $V_{DDIO}$  (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down for  $V_{DDIO}$  and  $V_{DDC}$  is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for  $V_{DDC}$  and  $V_{DDM}$  is less than 10 ms for power-up and power-down.
- Refer to Figure 27 for relative timing for Case 2.

![](_page_40_Figure_17.jpeg)

**Figure 27. Voltage Sequencing Case 2**

![](_page_41_Picture_0.jpeg)

**Hardware Design Considerations**

### **3.2.2.3 Case 3**

The power-up sequence is as follows:

- 1. Turn on the  $V_{DDIO}$  (3.3 V) supply first.
- 2. Turn on the  $V_{DDC}$  (1.2 V) supply second.
- 3. Turn on the  $V_{DDM}$  (2.5 V) and  $V_{REF}$  (1.25 V) supplies simultaneously (third).

**Note:** Make sure that the time interval between the ramp-up of V<sub>DDIO</sub> and V<sub>DDC</sub> is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the  $V_{DDM}$  (2.5 V) and  $V_{REF}$  (1.25 V) supplies simultaneously (first).
- 2. Turn off the  $V_{DDC}$  (1.2 V) supply second.
- 3. Turn of the  $V_{DDIO}$  (3.3 V) supply third (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down for  $V_{DDIO}$  and  $V_{DDC}$  is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down time for  $V_{DDC}$  and  $V_{DDM}$  is less than 10 ms for power-up and power-down.
- Refer to **Figure 28** for relative timing for Case 3.

![](_page_41_Figure_16.jpeg)

**Figure 28. Voltage Sequencing Case 3**

![](_page_42_Picture_0.jpeg)

### **3.2.2.4 Case 4**

The power-up sequence is as follows:

- 1. Turn on the  $V_{DDIO}$  (3.3 V) supply first.
- 2. Turn on the  $V_{DDC}$  (1.2 V),  $V_{DDM}$  (2.5 V), and  $V_{REF}$  (1.25 V) supplies simultaneously (second).

Note: Make sure that the time interval between the ramp-up of V<sub>DDIO</sub> and V<sub>DDC</sub> is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the  $V_{DDC}$  (1.2 V),  $V_{REF}$  (1.25 V), and  $V_{DDM}$  (2.5 V) supplies simultaneously (first).
- 2. Turn of the  $V_{DDIO}$  (3.3 V) supply last.

Use the following guidelines:

- Make sure that the time interval between the ramp-up or ramp-down time for  $V_{DDC}$  and  $V_{DDM}$  is less than 10 ms for power-up and power-down.
- Refer to Figure 29 for relative timing for Case 4.

![](_page_42_Figure_12.jpeg)

**Figure 29. Voltage Sequencing Case 4**

**Hardware Design Considerations**

### **3.2.2.5 Case 5 (not recommended for new designs)**

The power-up sequence is as follows:

- 1. Turn on the  $V_{\text{DDIO}}$  (3.3 V) supply first.
- 2. Turn on the  $V_{DDM}$  (2.5 V) supply second.
- 3. Turn on the  $V_{\text{DDC}}$  (1.2 V) supply third.
- 4. Turn on the  $V_{REF}$  (1.25 V) supply fourth (last).

**Note:** Make sure that the time interval between the ramp-up of  $V_{DDIO}$  and  $V_{DDM}$  is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the  $V_{REF}$  (1.25 V) supply first.
- 2. Turn off the  $V_{DDC}$  (1.2 V) supply second.
- 3. Turn off the  $V_{DDM}$  (2.5 V) supply third.
- 4. Turn of the  $V_{DDIO}$  (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down of  $V_{DDIO}$  and  $V_{DDM}$  is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for  $V_{DDC}$  and  $V_{DDM}$  is less than 2 ms for power-up and power-down.
- Refer to **Figure 30** for relative timing for power sequencing case 5.

![](_page_43_Figure_18.jpeg)

![](_page_43_Figure_19.jpeg)

Note: Cases 1, 2, 3, and 4 are recommended for system design. Designs that use Case 5 may have large current spikes on the  $V_{\text{DDM}}$  supply at startup and is not recommended for most designs. If a design uses case 5, it must accommodate the potential current spikes. Verify risks related to current spikes using actual information for the specific application.

![](_page_44_Picture_1.jpeg)

Each power supply pin (V<sub>DDC</sub>, V<sub>DDM,</sub> and V<sub>DDIO</sub>) should have a low-impedance path to the board power supply. Each GND pin should be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on the device. The MSC7110  $V_{DDC}$  power supply pins should be bypassed to ground using decoupling capacitors. The capacitor leads and associated printed circuit traces connecting to device power pins and GND should be kept to less than half an inch per capacitor lead. A minimum four-layer board that employs two inner layers as power and GND planes is recommended. See **[Section 3.5](#page-49-0)** for DDR Controller power guidelines.

### **3.2.4 Decoupling**

Both the I/O voltage and core voltage should be decoupled for switching noise. For I/O decoupling, use standard capacitor values of 0.01 µF for every two to three voltage pins. For core voltage decoupling, use two levels of decoupling. The first level should consist of a 0.01 µF high frequency capacitor with low effective series resistance (ESR) and effective series inductance (ESL) for every two to three voltage pins. The second decoupling level should consist of two bulk/tantalum decoupling capacitors, one 10  $\mu$ F and one 47  $\mu$ F, (with low ESR and ESL) mounted as closely as possible to the MSC7110 voltage pins. Additionally, the maximum drop between the power supply and the DSP device should be 15 mV at 1 A.

### <span id="page-44-0"></span>**3.2.5 PLL Power Supply Filtering**

The MSC7110  $V_{DDPI}$  power signal provides power to the clock generation PLL. To ensure stability of the internal clock, the power supplied to this pin should be filtered with capacitors that have low and high frequency filtering characteristics.  $V_{DDPI}$ can be connected to  $V_{DDC}$  through a 2  $\Omega$  resistor.  $V_{SSPLL}$  can be tied directly to the GND plane. A circuit similar to the one shown in **Figure 31** is recommended. The PLL loop filter should be placed as closely as possible to the  $V_{\text{DDPI}}$  pin (which are located on the outside edge of the silicon package) to minimize noise coupled from nearby circuits. The 0.01 µF capacitor should be closest to V<sub>DDPLL</sub>, followed by the 0.1 µF capacitor, the 10 µF capacitor, and finally the 2- $\Omega$  resistor to V<sub>DDC</sub>. These traces should be kept short.

![](_page_44_Figure_7.jpeg)

**Figure 31. PLL Power Supply Filter Circuits**

### **3.2.6 Power Consumption**

You can reduce power consumption in your design by controlling the power consumption of the following regions of the device:

- *Extended core.* Use the SC1400 Stop and Wait modes by issuing a **stop** or **wait** instruction.
- *Clock synthesis module.* Disable the PLL, timer, watchdog, or DDR clocks or disable the CLKO pin.
- *AHB subsystem.* Freeze or shut down the AHB subsystem using the GPSCTL[XBR\_HRQ] bit.
- *Peripheral subsystem.* Halt the individual on-device peripherals such as the DDR memory controller, HDI16, TDM, UART,  $I^2C$ , and timer modules.

For details, see the "Clocks and Power Management" chapter of the *MSC711x Reference Manual*.

![](_page_45_Picture_0.jpeg)

**Hardware Design Considerations**

### **3.2.7 Power Supply Design**

One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core voltage  $V_{\text{DDC}}$  should be implemented. For the memory power supply, regulators are available that take care of all DDR power requirements.

![](_page_45_Picture_184.jpeg)

![](_page_45_Picture_185.jpeg)

# <span id="page-45-0"></span>**3.3 Estimated Power Usage Calculations**

The following equations permit estimated power usage to be calculated for individual design conditions. Overall power is derived by totaling the power used by each of the major subsystems:

$$
P_{TOTAL} = P_{CORE} + P_{PERIPHERALS} + P_{DDRIO} + P_{IO} + P_{LEAKAGE}
$$
 Eqn. 3

This equation combines dynamic and static power. Dynamic power is determined using the generic equation:

$$
C \times V^2 \times F \times 10^{-3} \, mW
$$
 \tEqn. 4

where,

 $C =$ load capacitance in pF

 $V =$  peak-to-peak voltage swing in V

 $F = \text{frequency in MHz}$ 

### **3.3.1 Core Power**

Estimation of core power is straightforward. It uses the generic dynamic power equation and assumes that the core load capacitance is 750 pF, core voltage swing is 1.2 V, and the core frequency is 200 MHz or 266 MHz. This yields:

$$
P_{CORE} = 750 \, pF \times (1.2 \, V)^2 \times 200 \, MHz \times 10^{-3} = 216 \, mW
$$
 \tEqn. 5

$$
P_{CORE} = 750 \, pF \times (1.2 \, V)^2 \times 266 \, MHz \times 10^{-3} = 287 \, mW
$$
 \tEqn. 6

This equation allows for adjustments to voltage and frequency if necessary.

![](_page_46_Picture_0.jpeg)

### **3.3.2 Peripheral Power**

Peripherals include the DDR memory controller, DMA controller, HDI16, TDM, UART, timers, GPIOs, and the I<sup>2</sup>C module. Basic power consumption by each module is assumed to be the same and is computed by using the following equation which assumes an effective load of 20 pF, core voltage swing of 1.2 V, and a switching frequency of 100 MH or 133 MHz. This yields:

$$
P_{PERIPHERAL} = 20 \, pF \times (1.2 \, V)^2 \times 100 \, MHz \times 10^{-3} = 2.88 \, mW \, per \, peripheral \tag{Eqn. 7}
$$

$$
P_{PERIPHERAL} = 20 pF \times (1.2 V)^2 \times 133 MHz \times 10^{-3} = 3.83 mW per peripheral
$$
 *Eqn. 8*

Multiply this value by the number of peripherals used in the application to compute the total peripheral power consumption.

### **3.3.3 External Memory Power**

Estimation of power consumption by the DDR memory system is complex. It varies based on overall system signal line usage, termination and load levels, and switching rates. Because the DDR memory includes terminations external to the MSC7110 device, the 2.5 V power source provides the power for the termination, which is a static value of 16 mA per signal driven high. The dynamic power is computed, however, using a differential voltage swing of ±0.200 V, yielding a peak-to-peak swing of 0.4 V. The equations for computing the DDR power are:

$$
P_{DDRIO} = P_{STATIC} + P_{DYNAMIC} \tag{Eqn. 9}
$$

$$
P_{STATIC} = (unused \, pins \times \% \, driven \, high) \times 16 \, mA \times 2.5 \, V
$$
 \t\t Eqn. 10

$$
P_{DYNAMIC} = (pin \, activity \, value) \times 20 \, pF \times (0.4 \, V)^2 \times 200 \, MHz \times 10^{-3} \, mW
$$
 \tEqn. 11

$$
P_{DYNAMIC} = (pin activity value) \times 20 \, pF \times (0.4 \, V)^2 \times 266 \, MHz \times 10^{-3} \, mW
$$
 \tEqn. 12

*pin activity value = (active data lines*  $\times$  *% activity*  $\times$  % *data switching*) + (*active address lines*  $\times$  % *activity*) Eqn. 13

As an example, assume the following:

unused pins  $= 16$  (DDR uses 16-pin mode) % driven high  $= 50\%$ active data lines = 16  $%$  activity = 60% % data switching  $= 50\%$ active address lines = 3

In this example, the DDR memory power consumption is:

$$
P_{DDRIO} = ((16 \times 0.5) \times 16 \times 2.5) + (((16 \times 0.6 \times 0.5) + (3 \times 0.6)) \times 20 \times (0.4)^{2} \times 200 \times 10^{-3}) = 324.2 \text{ mW} \qquad \text{Eqn. 14}
$$

$$
P_{DDRIO} = ((16 \times 0.5) \times 16 \times 2.5) + (((16 \times 0.6 \times 0.5) + (3 \times 0.6)) \times 20 \times (0.4)^2 \times 266 \times 10^{-3}) = 326.3 \text{ mW} \qquad \text{Eqn. 15}
$$

**Hardware Design Considerations**

### **3.3.4 External I/O Power**

The estimation of the I/O power is similar to the computation of the peripheral power estimates. The power consumption per signal line is computed assuming a maximum load of 20 pF, a voltage swing of 3.3 V, and a switching frequency of 25 MHz or 33 MHz, which yields:

$$
P_{IO} = 20 \, pF \times (3.3 \, V)^2 \times 25 \, MHz \times 10^{-3} = 5.44 \, mW \, per \, I/O \, line
$$
Eqn. 16

$$
P_{IO} = 20 \, pF \times (3.3 \, V)^2 \times 33 \, MHz \times 10^{-3} = 7.19 \, mW \, per \, I/O \, line
$$
Eqn. 17

Multiply this number by the number of I/O signal lines used in the application design to compute the total I/O power.

**Note:** The signal loading depends on the board routing. For systems using a single DDR device, the load could be as low as 7 pF.

### **3.3.5 Leakage Power**

The leakage power is for all power supplies combined at a specific temperature. The value is temperature dependent. The observed leakage value at room temperature is 64 mW.

### **3.3.6 Example Total Power Consumption**

Using the examples in this section and assuming four peripherals and 10 I/O lines active, a total power consumption value is estimated as the following:

$$
P_{TOTAL} (200 MHz core) = 216 + (4 \times 2.88) + 324.2 + (10 \times 5.44) + 64 = 670.12 mW
$$
 Eqn. 18

$$
P_{TOTAL} (266 MHz core) = 287 + (4 \times 3.83) + 326.3 + (10 \times 7.19) + 64 = 764.52 mW
$$
 Eqn. 19

### <span id="page-47-0"></span>**3.4 Reset and Boot**

This section describes the recommendations for configuring the MSC7110 at reset and boot.

### **3.4.1 Reset Circuit**

HRESET is a bidirectional signal and, if driven as an input, should be driven with an open collector or open-drain device. For an open-drain output such as HRESET, take care when driving many buffers that implement input bus-hold circuitry. The bus-hold currents can cause enough voltage drop across the pull-up resistor to change the logic level to low. Either a smaller value of pull-up or less current loading from the bus-hold drivers overcomes this issue. To avoid exceeding the MSC7110 output current, the pull-up value should not be too small (a 1 K $\Omega$  pull-up resistor is used in the MSC711xADS reference design).

![](_page_48_Picture_1.jpeg)

### **3.4.2 Reset Configuration Pins**

**Table 31** shows the MSC7110 reset configuration signals. These signals are sampled at the deassertion (rising edge) of PORESET. For details, refer to the Reset chapter of the *MSC711x Reference Manual*.

![](_page_48_Picture_187.jpeg)

![](_page_48_Picture_188.jpeg)

### **3.4.3 Boot**

After a power-on reset, the PLL is bypassed and the device is directly clocked from the CLKIN pin. Using this input clock, the system initializes using the boot loader program that resides in the internal ROM. After initialization, the DSP core can enable the PLL and start the device operating at a higher speed. The MSC7110 can boot from an external host through the HDI16 or download a user program through the  $I<sup>2</sup>C$  port. The boot operating mode is set by configuring the BM[1–0] signals sampled at the rising edge of PORESET, as shown in **Table 32**.

**Table 32. Boot Mode Settings**

BM <sub>1</sub>	<b>BM0</b>	<b>Boot Source</b>
		External host via HDI16 with the PLL disabled.
		I <sup>Z</sup> C.
		External host via the HDI16 with the PLL enabled.
		Reserved.

### **3.4.3.1 HDI16 Boot**

If the MSC7110 device boots from an external host through the HDI16, the port is configured as follows:

- Operate in Non-DMA mode.
- Operate in polled mode on the device side.
- Operate in polled mode on the external host side.
- External host must write four 16-bit values at a time with the first word as the most significant and the fourth word as the least significant.

When booting from a power-on reset, the HDI16 is additionally configurable as follows:

- 8- or 16-bit mode as specified by the H8BIT pin.
- Data strobe as specified by the HDSP and HDDS pins.

These pins are sampled only on the deassertion of power-on reset. During a boot from a hard reset, the configuration of these pins is unaffected.

**Note:** When the HDI16 is used for booting or other purposes, bit 0 is the least significant bit and not the most significant bit as for other DSP products.

**Ware Design Considerations** 

## **3.4.3.2 I2C Boot**

When the MSC7110 device is configured to boot from the  $I<sup>2</sup>C$  port, the boot program configures the GPIO pins shared with the  $I<sup>2</sup>C$  pins as  $I<sup>2</sup>C$  pins. The  $I<sup>2</sup>C$  interface is configured as follows:

- $I<sup>2</sup>C$  in master mode.
- EPROM in slave mode.

For details on the boot procedure, see the "Boot Program" chapter of the *MSC711x Reference Manual*.

# <span id="page-49-0"></span>**3.5 DDR Memory System Guidelines**

MSC7110 devices contain a memory controller that provides a glueless interface to external double data rate (DDR) SDRAM memory modules with Class 2 Series Stub Termination Logic 2.5 V (SSTL\_2). There are two termination techniques, as shown in Figure 32. Technique B is the most popular termination technique.

![](_page_49_Figure_9.jpeg)

**Figure 32. SSTL Termination Techniques**

Figure 33 illustrates the power wattage for the resistors. Typical values for the resistors are as follows:

- $RS = 22 \Omega$
- $RT = 24 \Omega$

![](_page_50_Picture_1.jpeg)

![](_page_50_Figure_2.jpeg)

**Figure 33. SSTL Power Value**

### **3.5.1 VREF and VTT Design Constraints**

 $V_{TT}$  and  $V_{REF}$  are isolated power supplies at the same voltage, with  $V_{TT}$  as a high current power source. This section outlines the voltage supply design needs and goals:

- Minimize the noise on both rails.
- $V_{TT}$  must track variation in the  $V_{REF}$  DC offsets. Although they are isolated supplies, one possible solution is to use a single IC to generate both signals.
- Both references should have minimal drift over temperature and source supply.
- It is important to minimize the noise from coupling onto  $V_{REF}$  as follows:
	- Isolate  $V_{REF}$  and shield it with a ground trace.
	- $-$  Use 15–20 mm track.
	- Use 20–30 mm clearance between other traces for isolating.
	- Use the outer layer route when possible.
	- Use distributed decoupling to localize transient currents and return path and decouple with an inductance less than 3 nH.
- Max source/sink transient currents of up to 1.8 A for a 32-bit data bus.
- Use a wide island trace on the outer layer:
	- Place the island at the end of the bus.
	- Decouple both ends of the bus.
	- Use distributed decoupling across the island.
	- Place SSTL termination resistors inside the  $V_{TT}$  island and ensure a good, solid connection.
- Place the  $V_{TT}$  regulator as closely as possible to the termination island.
	- Reduce inductance and return path.
	- Tie current sense pin at the midpoint of the island.

### **3.5.2 Decoupling**

The DDR decoupling considerations are as follows:

- DDR memory requires significantly more burst current than previous SDRAMs.
- In the worst case, up to 64 drivers may be switching states.
- Pay special attention and decouple discrete ICs per manufacturer guidelines.
- Leverage  $V_{TT}$  island topology to minimize the number of capacitors required to supply the burst current needs of the termination rail.
- See the Micron DesignLine publication entitled *Decoupling Capacitor Calculation for a DDR Memory Channel* (http://download.micron.com/pdf/pubs/designline/3Q00dl1-4.pdf).

**Ware Design Considerations** 

### **3.5.3 General Routing**

The general routing considerations for the DDR are as follows:

- All DDR signals must be routed next to a solid reference:
	- For data, next to solid ground planes.
	- For address/command, power planes if necessary.
- All DDR signals must be impedance controlled. This is system dependent, but typical values are 50–60 ohm.
- Minimize other cross-talk opportunities. As possible, maintain at least a four times the trace width spacing between all DDR signals to non-DDR signals.
- Keep the number of vias to a minimum to eliminate additional stubs and capacitance.
- Signal group routing priorities are as follows:
	- DDR clocks.
	- Route MVTT/MVREF.
	- Data group.
	- Command/address.
- Minimize data bit jitter by trace matching.

### **3.5.4 Routing Clock Distribution**

The DDR clock distribution considerations are as follows:

- DDR controller supports six clock pairs:
	- 2 DIMM modules.
	- Up to 36 discrete chips.
- For route traces as for any other differential signals:
	- Maintain proper difference pair spacing.
	- Match pair traces within 25 mm.
- Match all clock traces to within 100 mm.
- Keep all clocks equally loaded in the system.
- Route clocks on inner critical layers.

### **3.5.5 Data Routing**

The DDR data routing considerations are as follows:

- Route each data group (8-bits data + DQS + DM) on the same layer. Avoid switching layers within a byte group.
- Take care to match trace lengths, which is extremely important.
- To make trace matching easier, let adjacent groups be routed on alternate critical layers.
- Pin swap bits within a byte group to facilitate routing (discrete case).
- Tight trace matching is recommended within the DDR data group. Keep each 8-bit datum and its DM signal within  $\pm$ 25 mm of its respective strobe.
- Minimize lengths across the entire DDR channel:
	- Between all groups maintain a delta of no more than 500 mm.
	- Allows greater flexibility in the design for readjustments as needed.
- DDR data group separation:
	- If stack-up allows, keep DDR data groups away from the address and control nets.
	- Route address and control on separate critical layers.
	- If resistor networks (RNs) are used, attempt to keep data and command lines in separate packages.

# **3.6 Connectivity Guidelines**

This section summarizes the connections and special conditions, such as pull-up or pull-down resistors, for the MSC7110 device. Following are guidelines for signal groups and configuration settings:

- *Clock and reset signals*.
	- SWTE is used to configure the MSC7110 device and is sampled on the deassertion of PORESET, so it should be tied to  $V_{DDC}$  or GND either directly or through pull-up or pull-down resistors until PORESET is deasserted. After PORESET, this signal can be left floating.
	- BM[0–1] configure the MSC7110 device and are sampled until PORESET is deasserted, so they should be tied to V<sub>DDIO</sub> or GND either directly or through pull-up or pull-down resistors.
	- HRESET should be pulled up.
- *Interrupt signals*. When used,  $\overline{IRQ}$  pins must be pulled up.
- *HDI16 signals*.
	- When they are configured for open-drain, the  $\overline{\text{HREQ/HREQ}}$  or  $\overline{\text{HTRQ/HTRQ}}$  signals require a pull-up resistor. However, these pins are also sampled at power-on reset to determine the HDI16 boot mode and may need to be pulled down. When these pins must be pulled down on reset and pulled up otherwise, a buffer can be used with the HRESET signal as the enable.
	- When the device boots through the HDI16, the HDDS, HDSP and H8BIT pins should be pulled up or down, depending on the required boot mode settings.
- $\cdot$  *I*<sup>2</sup>*C* signals. The SCL and SDA signals, when programmed for I<sup>2</sup>C, requires an external pull-up resistor.
- *General-purpose I/O (GPIO) signals*. An unused GPIO pin can be disconnected. After boot, program it as an output pin.
- Other signals.
	- The TESTO pin must be connected to ground.
	- The TPSEL pin should be pulled up to enable debug access via the EOnCE port and pulled down for boundary scan.
	- Pins labelled NO CONNECT (NC) must not be connected.
	- When a 16-pin double data rate (DDR) interface is used, the 16 unused data pins should be no connects (floating) if the used lines are terminated.
	- Do not connect DBREQ to DONE (as you would for the MSC8101 device). Connect DONE to one of the EVNT pins, and DBREQ to HRRQ.

# <span id="page-52-0"></span>**4 Ordering Information**

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

![](_page_52_Picture_319.jpeg)

![](_page_53_Picture_0.jpeg)

# <span id="page-53-0"></span>**5 Package Information**

![](_page_53_Figure_3.jpeg)

![](_page_53_Figure_4.jpeg)

# <span id="page-53-1"></span>**6 Product Documentation**

- *MSC711x Reference Manual* (MSC711xRM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information.
- *Application Notes*. Cover various programming topics related to the StarCore DSP core and the MSC7110 device.
- *SC140/SC1400 DSP Core Reference Manual*. Covers the SC140 and SC1400 core architecture, control registers, clock registers, program control, and instruction set.

# <span id="page-54-0"></span>**7 Revision History**

Table 33 provides a revision history for this data sheet.

![](_page_54_Picture_174.jpeg)

![](_page_54_Picture_175.jpeg)

#### **How to Reach Us:**

**Home Page:**  www.freescale.com

### **Web Support:**

http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### **Japan:**

Freescale Semiconductor Japan Ltd. **Headquarters** ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com

Document Number: MSC7110 Rev. 11 4/2008

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see<http://www.freescale.com>or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™, the Freescale logo, CodeWarrior, fieldBIST, and StarCore are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2008. All rights reserved.

![](_page_55_Picture_21.jpeg)