
SGLS134D - SEPTEMBER 2002 - REVISED JANUARY 2013

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree<sup>†</sup>
- Optimized for Off-line and DC-to-DC Converters
- Low Start Up Current (<0.5 mA)</li>
- Trimmed Oscillator Discharge Current
- <sup>†</sup> Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Automatic Feed Forward Compensation
- Pulse-by-Pulse Current Limiting
- Enhanced Load Response Characteristics
- Under-Voltage Lockout With Hysteresis
- Double Pulse Suppression
- High Current Totem Pole Output
- Internally Trimmed Bandgap Reference
- 500 kHz Operation
- Low R<sub>O</sub> Error Amp



### description

The UC1842A/3A/4A/5A family of control ICs is a pin-for-pin compatible improved version of the UC3842/3/4/5 family. Providing the necessary features to control current mode switched mode power supplies, this family has the following improved features. Start up current is guaranteed to be less than 0.5 mA. Oscillator discharge is trimmed to 8.3 mA. During under voltage lockout, the output stage can sink at least 10 mA at less than 1.2 V for  $V_{CC}$  over 5 V.

The difference between members of this family are shown in the table below.

PART NUMBER	UVLO ON	UVLO OFF	MAXIMUM DUTY CYCLE
UC1842A	16 V	10 V	<100%
UC1843A	8.5 V	7.9 V	<100%
UC1844A	16 V	10 V	<50%
UC1845A	8.5 V	7.9 V	<50%

#### ORDERING INFORMATION<sup>‡</sup>

T <sub>A</sub>	PACK	AGE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SOP - D	Tape and reel	UC1842AMDREP	1842AME
–55°C to 125°C	SOP - D Tape and red		UC1843AMDREP	1843AME
–55°C to 125°C	SOP - D	Tape and reel	UC1844AMDREP	1844AME
-55°C to 125°C	SOP – D	Tape and reel	UC1845AMDREP	1845AME

<sup>&</sup>lt;sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design quidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SGLS134D - SEPTEMBER 2002 - REVISED JANUARY 2013

## block diagram



NOTES: 1. Toggle flip flop used only in 1844A and 1845A.

### **Ordering Information**



SGLS134D - SEPTEMBER 2002 - REVISED JANUARY 2013

NOTE 1: Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep\_quality for additional information on enhanced plastic packaging.

# electrical characteristics, $T_A$ = -55°C to 125°C for the UC184xAM-EP, $V_{CC}$ = 15 V (see Note 1), $R_T$ = 10 k $\Omega$ , $C_T$ = 3.3 nF, and $T_A$ = $T_J$ (unless otherwise stated)

PARAMETER	TEST CONDI	TEST CONDITIONS				
Reference Section			•			•
Output voltage	$T_J = 25^{\circ}C$ , $I_O = 1$ mA		4.95	5	5.05	V
Line regulation voltage	V <sub>IN</sub> = 12 V to 25 V			6	20	mV
Load regulation voltage	I <sub>O</sub> = 1 mA to 20 mA			6	25	mV
Temperature stability	See Notes NO TAG and NO T	AG		0.2	0.4	mV/°C
Total output variation voltage	Line, Load, Temp.	Line, Load, Temp.				V
Output noise voltage	f = 10 Hz to 10 kHz, See Note NO TAG	T <sub>J</sub> = 25°C		50		μV
Long term stability	1000 hours, See Note 2	T <sub>A</sub> = 125°C		5	25	mV
Output short-circuit current			-30	-100	-180	mA
Oscillator Section						
Initial accuracy	See Note NO TAG	$T_J = 25^{\circ}C$	47	52	57	kHz
Voltage stability	V <sub>CC</sub> = 12 V to 25 V			0.2%	1%	
Temperature stability	T <sub>A</sub> = MIN to MAX, See Note 2			5%		
Amplitude peak-to-peak	V pin 4, See Note 2			1.7		V
Discharge gurrent	Vinin 4 OV Con Note C	T <sub>J</sub> = 25°C	7.8	8.3	8.8	
Discharge current	V pin 4 = 2 V, See Note 3	T <sub>J</sub> = Full range	7.5		8.8	mA

NOTES: 1. Adjust  $V_{CC}$  above the start threshold before setting at 15 V.

- 2. Not production tested.
- 3. This parameter is measured with  $R_T$  = 10 k $\Omega$  to  $V_{REF}$ . This contributes approximately 300  $\mu$ A of current to the measurement. The total current flowing into the  $R_{T/C}$  pin will be approximately 300  $\mu$ A higher than the measured value.



<sup>&</sup>lt;sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>&</sup>lt;sup>‡</sup> Unless otherwise indicated, voltages are reference to ground and currents are positive into and negative out of the specified terminals.

SGLS134D - SEPTEMBER 2002 - REVISED JANUARY 2013

# electrical characteristics, $T_A$ = -55°C to 125°C for the UC184xAM-EP, $V_{CC}$ = 15 V (see Note 1), $R_T$ = 10 $k\Omega$ , $C_T$ = 3.3 nF, and $T_A$ = $T_J$ (unless otherwise stated)

PARAMETER	TEST CONDI	MIN	TYP	MAX	UNITS	
Error Amplifier Section						
Input voltage	COMP = 2.5 V		2.45	2.5	2.55	V
Input bias current				-0.3	-1	μА
Open loop voltage gain (A <sub>VOL)</sub>	V <sub>O</sub> = 2 V to 4 V		65	90		dB
Unity gain bandwidth	See Note 2	T <sub>J</sub> = 25°C	0.7	1		MHz
PSRR	V <sub>CC</sub> = 12 V to 25 V		60	70		dB
Output sink current	FB = 2.7 V, COMP = 1.1 V		2	6		mA
Output source current	FB = 2.3 V, COMP = 5 V		-0.5	-0.8		mA
V <sub>OUT</sub> high	FB = 2.3 V, $R_L$ = 15 k $\Omega$ to GNI	D	5	6		V
V <sub>OUT</sub> low	FB = 2.7 V, $R_L$ = 15 k $\Omega$ to $V_{RE}$	:F		0.7	1.1	V
Current Sense Section						
Gain	See Note 3 and Note 4		2.85	3	3.15	V/V
Maximum input signal	COMP = 5 V, See Note 3	0.9	1	1.1	V	
PSRR	V <sub>CC</sub> = 12 V to 25 V, See Note	3		70		dB
Input bias current				-2	-10	μΑ
Delay to output	I <sub>SENSE</sub> = 0 V to 2 V, See Note	2		150	300	ns
Output Section (OUT)						
Low lovel output veltage	I <sub>OUT</sub> = 20 mA		0.1	0.4	V	
Low-level output voltage	I <sub>OUT</sub> = 200 mA		15	2.2		
High lovel output voltage	I <sub>OUT</sub> = -20 mA	13	13.5		V	
High-level output voltage	I <sub>OUT</sub> = -200 mA	I <sub>OUT</sub> = -200 mA				
Rise time	C <sub>L</sub> = 1 nF, See Note 2	T <sub>J</sub> = 25°C		50	150	ns
Fall time	C <sub>L</sub> = 1 nF, See Note 2	$T_J = 25^{\circ}C$		50	150	ns
UVLO saturation	$V_{CC}$ = 5 V, $I_{OUT}$ = 10 mA			0.7	1.2	V
Undervoltage Lockout Section						
		UC1842A, UC1844A	15	16	17	.,
Start threshold		UC1843A, UC1845A	7.8	8.4	9	V
		UC1842A, UC1844A	9	10	11	.,
Minimum operation voltage after turn on		UC1843A, UC1845A	7	7.6	8.2	V

NOTES: 1. Adjust  $V_{CC}$  above the start threshold before setting at 15 V.

2. Not production tested.

3. Parameter measured at trip point of latch with  $V_{FB}$  at 0 V.

4. Gain is defined by:  $A = \frac{\Delta V_{COMP}}{\Delta V_{SENSE}}; 0 \le V_{SENSE} \le 0.8 \text{ V}.$ 




SGLS134D - SEPTEMBER 2002 - REVISED JANUARY 2013

# electrical characteristics, $T_A$ = -55°C to 125°C for the UC184xAM-EP, $V_{CC}$ = 15 V (see Note 1), $R_T$ = 10 $k\Omega$ , $C_T$ = 3.3 nF, and $T_A$ = $T_J$ (unless otherwise stated)

PARAMETER	TEST COND	MIN	TYP	MAX	UNITS	
PWM Section						
Marine and the state		UC1842A, UC1843A	94%	96%	100%	
Maximum duty cycle		UC1844A, UC1845A	47%	48%	50%	
Minimum duty cycle					0%	
Total Standby Current						
Start-up current				0.3	0.5	mA
Operating supply current	FB = 0 V, SENSE = 0 V			11	17	mA
V <sub>CC</sub> internal zener voltage	I <sub>CC</sub> = 25 mA	_	30	34		٧

NOTES: 1. Adjust  $V_{CC}$  above the start threshold before setting at 15 V.

### PARAMETER MEASUREMENT INFORMATION



Error Amp can source and sink up to 0.5 mA and sink up to 2 mA.

Figure 1. Error Amp Configuration

#### PARAMETER MEASUREMENT INFORMATION





Figure 2. Under Voltage Lockout




Peak Current (Is) is determined by the following formula:

$$Ismax' \frac{1V}{RS}$$

A small RC filter may be required to suppress switch transients.

Figure 3. Current Sense Circuit

#### PARAMETER MEASUREMENT INFORMATION



# Error Amplifier Open-Loop Frequency Response




Figure 5

#### **APPLICATION INFORMATION**

#### Oscillator Frequency vs Timing Resistance






Figure 6. Oscillator

#### **Maximum Duty Cycle vs Timing Resistor**




#### APPLICATION INFORMATION



High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5 in a single point ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.

Figure 7. Open-Loop Laboratory Text Fixture




A fraction of the oscillator ramp can be resistively summed with the current sense signal to provide slope compensation for converters requiring duty cycles over 50%.

Note that capacitor, C, forms a filter with R2 to suppress the leading edge switch spikes.

Figure 8. Slope Compression

#### **APPLICATION INFORMATION**



#### **Power Supply Specifications**

1. Input Voltage 95VAC to 130VAC (50 Hz/60 Hz)

Line Isolation 3750 V
 Switching Frequency 40 kHz
 Efficiency, Full Load 70%

5. Output Voltage:

A. +5V, ±5%; 1A to 4A Load

B.  $\pm$ 12V,  $\pm$ 3%; 0.1A to 0.3A Load Ripple voltage: 100 mV P-P Max C.  $\pm$ 12V,  $\pm$ 3%; 0.1A to 0.3A Load Ripple voltage: 100 mV P-P Max

Figure 9. Off-Line Flyback Regulator





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(.,		J		,	(=)	(6)	(0)		()	
UC1842AMDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1842AME	Samples
UC1843AMDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1843AME	Samples
UC1844AMDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1844AME	Samples
UC1845AMDREP	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	(1845AE, 1845AME)	Samples
UC1845AMDREPG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	(1845AE, 1845AME)	Samples
V62/03625-01YE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1842AME	Samples
V62/03625-02YE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1843AME	Samples
V62/03625-03YE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1844AME	Samples
V62/03625-04YE	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	(1845AE, 1845AME)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UC1842A-EP, UC1843A-EP, UC1844A-EP, UC1845A-EP:

- Catalog: UC1842A, UC1843A, UC1844A, UC1845A
- Space: UC1842A-SP, UC1843A-SP, UC1844A-SP, UC1845A-SP


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

# PACKAGE MATERIALS INFORMATION

www.ti.com 24-Mar-2020

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
KC	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficusions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC1842AMDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC1843AMDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC1844AMDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UC1845AMDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 24-Mar-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC1842AMDREP	SOIC	D	8	2500	350.0	350.0	43.0
UC1843AMDREP	SOIC	D	8	2500	350.0	350.0	43.0
UC1844AMDREP	SOIC	D	8	2500	350.0	350.0	43.0
UC1845AMDREP	SOIC	D	8	2500	350.0	350.0	43.0

# **PACKAGE OUTLINE**

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated