

## CD4066B Types

### COS/MOS Quad Bilateral Switch

For Transmission or Multiplexing of Analog or Digital Signals

#### High-Voltage Types (20-Volt Rating)

The RCA-CD4066B is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with RCA-CD4016B, but exhibits a much lower on-state resistance. In addition, the on-state resistance is relatively constant over the full input-signal range.

The CD4066B consists of four independent bilateral switches. A single control signal is required per switch. Both the p and the n device in a given switch are biased on or off simultaneously by the control signal. As shown in Fig.1, the well of the n-channel device on each switch is either tied to the input when the switch is on or to  $V_{SS}$  when the switch is off. This configuration eliminates the variation of the switch-transistor threshold voltage with input signal, and thus keeps the on-state resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage, and more constant on-state impedance over the input-signal range. For sample-and-hold applications, however, the CD4016B is recommended.

The CD4066B is available in 14-lead ceramic dual-in-line packages (D and F suffixes), 14-lead plastic dual-in-line packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )  
(Voltages referenced to  $V_{SS}$  Terminal)

-0.5 to +20 V

-0.5 to  $V_{DD}$  +0.5 V

INPUT VOLTAGE RANGE, ALL INPUTS

$\pm 10$  mA

DC INPUT CURRENT, ANY ONE INPUT (except for TRANSMISSION GATE which is 25 mA)

500 mW

POWER DISSIPATION PER PACKAGE ( $P_D$ )

Derate Linearly at 12 mW/ $^{\circ}$ C to 200 mW

For  $T_A = -40$  to  $+60$   $^{\circ}$ C (PACKAGE TYPE E)

For  $T_A = +60$  to  $+85$   $^{\circ}$ C (PACKAGE TYPE E)

For  $T_A = -55$  to  $+100$   $^{\circ}$ C (PACKAGE TYPES D, F)

For  $T_A = +100$  to  $+125$   $^{\circ}$ C (PACKAGE TYPES D, F)

500 mW

500 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

Derate Linearly at 12 mW/ $^{\circ}$ C to 200 mW

FOR  $T_A =$  FULL PACKAGE-TEMPERATURE RANGE (All Package Types)

100 mW

OPERATING-TEMPERATURE RANGE ( $T_A$ )

-55 to  $+125$   $^{\circ}$ C

PACKAGE TYPES D, F, H

-40 to  $+85$   $^{\circ}$ C

PACKAGE TYPE E


-65 to  $+150$   $^{\circ}$ C

STORAGE TEMPERATURE RANGE ( $T_{STG}$ )

$+265$   $^{\circ}$ C

LEAD TEMPERATURE (DURING SOLDERING)

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$  mm) from case for 10 s max



#### Features:

- 15-V digital or  $\pm 7.5$ -V peak-to-peak switching
- $125\Omega$  typical on-state resistance for 15-V operation
- Switch on-state resistance matched to within  $5\Omega$  over 15-V signal-input range
- On-state resistance flat over full peak-to-peak signal range
- High on/off output-voltage ratio: 80 dB typ. @  $f_{IS} = 10$  kHz,  $R_L = 1\text{k}\Omega$
- High degree of linearity:  $<0.5\%$  distortion typ. @  $f_{IS} = 1$  kHz,  $V_{IS} = 5$  Vp-p,  $V_{DD} - V_{SS} \geq 10$  V,  $R_L = 10\text{k}\Omega$
- Extremely low off-state switch leakage resulting in very low offset current and high effective off-state resistance: 10 pA typ. @  $V_{DD} - V_{SS} = 10$  V,  $T_A = 25^{\circ}\text{C}$
- Extremely high control input impedance (control circuit isolated from signal circuit):  $10^{12}\Omega$  typ.
- Low crosstalk between switches: -50 dB typ. @  $f_{IS} = 8$  MHz,  $R_L = 1\text{k}\Omega$
- Matched control-input to signal-output capacitance: Reduces output signal transients
- Frequency response, switch on = 40 MHz (typ.)
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No.13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- Analog signal switching/multiplexing  
Signal gating Modulator  
Switch control Demodulator  
Chopper Commutating switch
- Digital signal switching/Multiplexing
- Transmission-gate logic implementation
- Analog-to-digital & digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain




Fig.1 – Schematic diagram of 1 of 4 identical switches and its associated control circuitry.

#### RECOMMENDED OPERATING CONDITIONS





For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range)	3	18	V

## CD4066B Types

### ELECTRICAL CHARACTERISTICS

Characteristic	Test Conditions	LIMITS AT INDICATED TEMPERATURES (°C)							U N I T S	
		Values at -55, +25, +125 Apply to D, F, H Packages				Values at -40, +25, +85 Apply to E Package				
		V <sub>I</sub> (V)	V <sub>DD</sub> (V)	-55	-40	+85	+125	Typ.	Max.	+25
Quiescent Device Current, I <sub>DD</sub>		0.5	5	0.25	0.25	7.5	7.5	0.01	0.25	
		0.10	10	0.5	0.5	15	15	0.01	0.5	μA
		0.15	15	1	1	30	30	0.01	1	
		0.20	20	5	5	150	150	0.02	5	
Signal Inputs (V <sub>I</sub> ) and Output (V <sub>OS</sub> )										
On-State Resistance, r <sub>on</sub> Max.	V <sub>C</sub> = V <sub>DD</sub> R <sub>L</sub> = 10 kΩ returned to V <sub>DD</sub> - V <sub>SS</sub>	5	800	850	1200	1300	470	1050		
		10	310	330	500	550	180	400	Ω	
		15	200	210	300	320	125	240		
Δ On-State Resistance Between Any 2 Switches, Δr <sub>on</sub>	R <sub>L</sub> = 10 kΩ, V <sub>C</sub> = V <sub>DD</sub>	5	—	—	—	—	15	—		
		10	—	—	—	—	10	—	Ω	
		15	—	—	—	—	5	—		
Total Harmonic Distortion, THD	V <sub>C</sub> = V <sub>DD</sub> = 5 V, V <sub>SS</sub> = -5 V, V <sub>I</sub> (p-p) = 5 V (Sine wave centered on 0 V) R <sub>L</sub> = 10 kΩ, f <sub>I</sub> = 1 kHz sine wave	—	—	—	—	—	0.4	—	%	
-3dB Cutoff Frequency (Switch on)	V <sub>C</sub> = V <sub>DD</sub> = 5 V, V <sub>SS</sub> = -5 V, V <sub>I</sub> (p-p) = 5 V (Sine wave centered on 0 V) R <sub>L</sub> = 1 kΩ,	—	—	—	—	—	40	—	MHz	
-50dB Feed-through Frequency (Switch off)	V <sub>C</sub> = V <sub>SS</sub> = -5 V, V <sub>I</sub> (p-p) = 5 V Sine wave centered on 0 V R <sub>L</sub> = 1 kΩ	—	—	—	—	—	1	—	MHz	
Input/Output Leakage Current (Switch off) I <sub>IS</sub> Max.	V <sub>C</sub> = 0 V V <sub>I</sub> = 18 V; V <sub>OS</sub> = 0 V, V <sub>I</sub> = 0 V; V <sub>OS</sub> = 18 V	18	±0.1	±0.1	±1	±1	±10 <sup>-5</sup>	±0.1	μA	
-50 dB Crosstalk Frequency	V <sub>C(A)</sub> = V <sub>DD</sub> = +5 V, V <sub>C(B)</sub> = V <sub>SS</sub> = -5 V, V <sub>I</sub> (A) = 5 V p-p, 50 Ω source R <sub>L</sub> = 1 kΩ	—	—	—	—	—	8	—	MHz	
Propagation Delay (Signal Input to Signal Output) t <sub>PD</sub>	R <sub>L</sub> = 200 kΩ V <sub>C</sub> = V <sub>DD</sub> , V <sub>SS</sub> = GND, C <sub>L</sub> = 50 pF V <sub>I</sub> = 10 V (Square wave centered on 5 V) t <sub>r</sub> , t <sub>f</sub> = 20 ns	5	—	—	—	—	20	40	ns	
Capacitance: Input, C <sub>IS</sub>	V <sub>DD</sub> = +5 V	—	—	—	—	—	8	—		
Output, C <sub>OS</sub>	V <sub>C</sub> = V <sub>SS</sub> = -5 V	—	—	—	—	—	8	—	pF	
Feedthrough, C <sub>IOS</sub>	—	—	—	—	—	—	0.5	—		



## CD4066B Types

### ELECTRICAL CHARACTERISTICS (cont'd)

Characteristic	Test Conditions	LIMITS AT INDICATED TEMPERATURES ( $^{\circ}\text{C}$ )							U N I T S	
		Values at $-55, +25, +125$ Apply to D, F, H Packages								
		$V_{DD}$ (V)	$-55$	$-40$	$+85$	$+125$	Typ.	Max.		
Control ( $V_C$ )										
Control Input Low Voltage, $V_{ILC}$ Max.	$ I_{IS}  < 10 \mu\text{A}$ $V_{IS} = V_{SS}, V_{OS} = V_{DD}$ and $V_{IS} = V_{DD}, V_{OS} = V_{SS}$	5	1	1	1	1	—	1	V	
		10	2	2	2	2	—	2		
		15	2	2	2	2	—	2		
Control Input High Voltage, $V_{IHC}$	See Fig. 2	5	3.5 (Min.)						V	
		10	7 (Min.)							
		15	11 (Min.)							
Input Current, $I_{IN}$ Max.	$V_{IS} \leq V_{DD}$ $V_{DD} - V_{SS} = 18 \text{ V}$ $V_{CC} \leq V_{DD} - V_{SS}$	18	$\pm 0.1$	$\pm 0.1$	$\pm 1$	$\pm 1$	$\pm 10 - 5$	$\pm 0.1$	$\mu\text{A}$	
Crosstalk (Control Input to Signal Output)	$V_C = 10 \text{ V}$ (Sq. Wave) $t_r, t_f = 20 \text{ ns}$ $R_L = 10 \text{ k}\Omega$	10	—	—	—	—	50	—	$\text{mV}$	
Turn-On Propagation Delay	$V_{IN} = V_{DD}$ $t_r, t_f = 20 \text{ ns}$ $C_L = 50 \text{ pF}$ $R_L = 1 \text{ k}\Omega$	5	—	—	—	—	35	70	ns	
		10	—	—	—	—	20	40		
		15	—	—	—	—	15	30		
Maximum Control Input Repetition Rate	$V_{IS} = V_{DD}, V_{SS} = \text{GND}$ , $R_L = 1 \text{ k}\Omega$ to gnd, $C_L = 50 \text{ pF}$ , $V_C = 10 \text{ V}$ (Square wave centered on 5 V) $t_r, t_f = 20 \text{ ns}$ , $V_{OS} = \frac{1}{2} V_{OS}$ @ 1 kHz	5	—	—	—	—	6	—	MHz	
		10	—	—	—	—	9	—		
		15	—	—	—	—	9.5	—		
Input Capacitance, $C_{IN}$			—	—	—	—	5	7.5	$\mu\text{F}$	

$V_{DD}$ (V)	Switch Input						Switch Output, $V_{OS}$ (V)	
	$V_{IS}$ (V)	$I_{IS}$ (mA)						
		$-55^{\circ}\text{C}$	$-40^{\circ}\text{C}$	$+25^{\circ}\text{C}$	$+85^{\circ}\text{C}$	$+125^{\circ}\text{C}$		
5	0	0.64	0.61	0.51	0.42	0.36	—	0.4
5	5	-0.64	-0.61	-0.51	-0.42	-0.36	4.6	—
10	0	1.6	1.5	1.3	1.1	0.9	—	0.5
10	10	-1.6	-1.5	-1.3	-1.1	-0.9	9.5	—
15	0	4.2	4	3.4	2.8	2.4	—	1.5
15	15	-4.2	-4	-3.4	-2.8	-2.4	13.5	—




Fig. 6— Determination of  $r_{on}$  as a test condition for control input high voltage ( $V_{IHC}$ ) specification.




Fig. 7— Channel on-state resistance measurement circuit.




Fig. 8— Typical  $r_{on}$  characteristics for 1 of 4 channels.




Fig. 9— Power dissipation per package vs. switching frequency.











Fig. 10— Capacitance test circuit.

## CD4066B Types



## CD4066B Types





Fig. 18 – Bidirectional signal transmission via digital control logic.



CD4066BH  
CHIP PHOTOGRAPH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

The photographs and dimensions of each COS/MOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

### SPECIAL CONSIDERATIONS — CD4066B

1. In applications that employ separate power sources to drive V<sub>DD</sub> and the signal inputs, the V<sub>DD</sub> current capability should exceed V<sub>DD</sub>/R<sub>L</sub> (R<sub>L</sub> = effective external load of the four CD4066B bilateral switches). This provision avoids any permanent current flow or clamp action on the V<sub>DD</sub> supply when power is applied or removed from the CD4066B.
2. In certain applications, the external load-resistor current may include both V<sub>DD</sub> and signal-line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1,4,8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 volts (calculated from R<sub>ON</sub> values shown). No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into terminals 2,3,9, or 10.