





SBOS258D - NOVEMBER 2002 - REVISED DECEMBER 2008

Unity-Gain Stable, Wideband Voltage Limiting Amplifier

FEATURES

- HIGH LINEARITY NEAR LIMITING
- FAST RECOVERY FROM OVERDRIVE: 1ns
- LIMITING VOLTAGE ACCURACY: ±10mV
- -3dB BANDWIDTH (G = +1): 450MHz
- GAIN BANDWIDTH PRODUCT: 250MHz
- SLEW RATE: 1100V/µs
- ±5V AND +5V SUPPLY OPERATION
- HIGH-GAIN VERSION AVAILABLE: OPA699

DESCRIPTION

The OPA698 is a wideband, unity-gain stable voltagefeedback op amp that offers bipolar output voltage limiting. Two buffered limiting voltages take control of the output when it attempts to drive beyond these limits. This new output limiting architecture holds the limiter offset error to ± 10 mV. The op amp operates linearly to within 20mV of the output limit voltages.

The combination of a narrow nonlinear range and the low limiting offset allows the limiting voltages to be set within 100mV of the desired linear output range. A fast 1ns recovery from limiting ensures that overdrive signals will be transparent to the signal channel. Implementing the limiting


APPLICATIONS

- FAST LIMITING ANALOG-TO-DIGITAL CONVERTER (ADC) INPUT BUFFERS
- CCD PIXEL CLOCK STRIPPING
- VIDEO SYNC STRIPPING
- HF MIXERS
- IF LIMITING AMPLIFIERS
- AM SIGNAL GENERATION
- NONLINEAR ANALOG SIGNAL PROCESSING
- OPA688 UPGRADE

function at the output, as opposed to the input, gives the specified limiting accuracy for any gain, and allows the OPA698 to be used in all standard op amp applications.

Nonlinear analog signal processing will benefit from the ability of the OPA698 to sharply transition from linear operation to output limiting. The quick recovery time supports high-speed applications.

The OPA698 is available in an industry standard pinout SO-8 package. For higher gain, or transimpedance applications requiring output limiting with fast recovery, consider the OPA699.



Single-Supply Limiting ADC Input Driver

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

ΔΔ



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage	±6.5V _{DC}
Internal Power Dissipation	. See Thermal Characteristics
Common-Mode Input Voltage	±V _S
Differential Input Voltage	±V _S
Limiter Voltage Range	±(V _S - 0.7V)
Storage Temperature Range: ID	–65°C to +125°C
Lead Temperature (SO-8, soldering, 3s)	
ESD Resistance: HBM	
MM	
CDM	

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

RELATED PRODUCTS

	SINGLES	DUALS	DESCRIPTION
Output Limiting	OPA699		High Gain BW, Non-unity Gain Stable
Voltage Feedback	OPA690	OPA2690	High Slew, Unity Gain Stable

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY		
OPA698	SO-8 Surface Mount	D	–40°C to +85°C	OPA698ID	OPA698ID	Rails, 100		
"	"	"	"	"	OPA698IDR	Tape and Reel, 2500		

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum located at the end of this document, or see the TI website at www.ti.com.

PIN CONFIGURATION





ELECTRICAL CHARACTERISTICS: $V_s = \pm 5V$

Boldface limits are tested at +25°C.

G = +2, R_F = 402 Ω , R_L = 500 Ω , and V_H = -V_L = 2V (see Figure 1 for AC performance only), unless otherwise noted.

PARAMETER AC PERFORMANCE (see Figure 1) Small-Signal Bandwidth Gain-Bandwidth Product (G ≥ +5) Gain Peaking 0.1dB Gain Flatness Bandwidth Large-Signal Bandwidth Step Response: Slew Rate Rise-and-Fall Time Settling Time: 0.05%	$\label{eq:conditions} \begin{split} & V_{O} < 0.2 V_{PP} \\ G = +1, R_{F} = 25 \Omega \\ G = +2 \\ G = -1 \\ V_{O} < 0.2 V_{PP} \\ G = +1, R_{F} = 25 \Omega, V_{O} < 0.2 V_{PP} \\ V_{O} < 0.2 V_{PP} \\ V_{O} < 0.2 V_{PP} \\ V_{O} = 4 V_{PP}, V_{H} = -V_{L} = 2.5 V \end{split}$	TYP +25°C 450 215 215 250 5	₩ +25°C ⁽¹⁾ 150	IN/MAX OV 0°C to +70°C ⁽²⁾	/ER TEMPE -40°C to +85°C ⁽²⁾	UNITS	MIN/ MAX	TEST
AC PERFORMANCE (see Figure 1) Small-Signal Bandwidth Gain-Bandwidth Product (G ≥ +5) Gain Peaking 0.1dB Gain Flatness Bandwidth Large-Signal Bandwidth Step Response: Slew Rate Rise-and-Fall Time	$\begin{array}{c} V_{O} < 0.2 V_{PP} \\ G = +1, \ R_{F} = 25 \Omega \\ G = +2 \\ G = -1 \\ V_{O} < 0.2 V_{PP} \\ G = +1, \ R_{F} = 25 \Omega, \ V_{O} < 0.2 V_{PP} \\ V_{O} < 0.2 V_{PP} \end{array}$	450 215 215 250				UNITS		
Small-Signal Bandwidth Gain-Bandwidth Product (G ≥ +5) Gain Peaking 0.1dB Gain Flatness Bandwidth Large-Signal Bandwidth Step Response: Slew Rate Rise-and-Fall Time	$\begin{array}{l} G = +1, \ R_F = 25\Omega \\ G = +2 \\ G = -1 \\ V_O < 0.2V_{PP} \\ G = +1, \ R_F = 25\Omega, \ V_O < 0.2V_{PP} \\ V_O < 0.2V_{PP} \end{array}$	215 215 250	150					<u> </u>
Gain Peaking 0.1dB Gain Flatness Bandwidth Large-Signal Bandwidth Step Response: Slew Rate Rise-and-Fall Time	$\begin{array}{l} V_{O} < 0.2 V_{PP} \\ G = +1, \; R_{F} = 25 \Omega, \; V_{O} < 0.2 V_{PP} \\ V_{O} < 0.2 V_{PP} \end{array}$	250		145	140	MHz MHz	typ min	C B
Step Response: Slew Rate Rise-and-Fall Time	· · · · · · · · · · · · · · · · · · ·	30 160	180 110	175 105	170 100	MHz MHz dB MHz MHz	typ min typ typ min	C B C C B
Harmonic Distortion: 2nd 3rd Differential Gain Differential Phase	4V Step, $V_H = -V_L = 2.5V$ 0.2V Step 2V Step f = 5MHz, $V_O = 2V_{PP}$ f = 5MHz, $V_O = 2V_{PP}$ NTSC, PAL, $R_L = 500\Omega$ NTSC, PAL, $R_L = 500\Omega$	1100 1.6 8 -74 -87 0.012 0.008	750 2.3 65 83	700 2.4 64 83	650 2.5 –63 –82	V/μs ns dB dB % degrees	min max typ min min typ typ	B B C B C C C
Input Noise Voltage Noise Density Current Noise Density	$f \ge 1MHz$ $f \ge 1MHz$	5.6 2.2	6.1 2.7	6.7 2.8	7.2 3	nV/√Hz pA/√Hz	max max	B B
DC PERFORMANCE (V _{CM} = 0) Open-Loop Voltage Gain (A _{OL}) Input Offset Voltage Average Drift Input Bias Current ⁽⁴⁾ Average Drift Input Offset Current Average Drift	V ₀ = ±0.5V	63 ±2 +3 ±0.3 —	56 ±5 ±10 ±2	$53 \pm 6 \pm 15 \pm 11 \pm 15 \pm 2.5 \pm 10$	$52 \\ \pm 8 \\ \pm 20 \\ \pm 12 \\ \pm 20 \\ \pm 3 \\ \pm 10$	dB mV μV/°C μA nA/°C μA nA/°C	min max max max max max max	A A B A B A B
INPUT Common-Mode Rejection Common-Mode Input Range ⁽⁵⁾ Input Impedance Differential-Mode Common-Mode	Input Referred, V _{CM} = ± 0.5 V	61 ±3.3 0.32 1 3.5 1	55 ±3.2	54 ±3.2	52 ±3.1	dB V MΩ pF MΩ pF	min min typ	A A C C
OUTPUT Output Voltage Range Current Output, Sourcing Sinking Closed-Loop Output Impedance	$V_{H} = -V_{L} = 4.3V$ $R_{L} \ge 500\Omega$ $V_{O} = 0$ $V_{O} = 0$ $G = +1, R_{F} = 25\Omega, f < 100 \text{kHz}$	±4.0 +120 -120 0.01	±3.9 +90 –90	±3.9 +85 –85	±3.8 +80 –80	V mA mA Ω	typ min min min typ	A A A C
POWER SUPPLY Operating Voltage, Specified Maximum Quiescent Current, Maximum Minimum Power-Supply Rejection Ratio -PSRR (Input Referred)	$V_{S} = \pm 5V$ $V_{S} = \pm 5V$ + $V_{S} = 4.5V$ to 5.5V	±5 — 15.5 15.5 75	±6 15.9 15.2 68	±6 16.3 14.9 67	±6 16.6 14.6 66	V V mA mA	typ max max min min	C A A A
OUTPUT VOLTAGE LIMITERS Output Voltage Limited Range Default Limit Voltage, Upper Lower Minimum Limiter Separation $(V_H - V_L)$ Maximum Limit Voltage Limiter Limit Part Disc Current Magnitude (6)	Pins 5 and 8 Limiter Pins Open Limiter Pins Open	±3.8 +3.5 -3.5 400 —	+3.3 -3.3 400 ±4.3	+3.2 -3.2 400 ±4.3	+3.1 -3.1 400 ±4.3	V V V mV V	max min max min max	C A A B B
Limiter Input Bias Current Magnitude ⁽⁶⁾ Maximum Average Drift Limiter Input Impedance Limiter Feedthrough ⁽⁷⁾ DC Performance in Limit Mode	$V_{O} = 0$ f = 5MHz $V_{IN} = \pm 2V$	50 50 — 3.4 1 —68	60 40	62 38 30	64 36 35	μΑ μΑ nA/°C MΩ pF dB	max min max typ typ	A A B C C
Limiter Offset Op Amp Input Bias Current Shift ⁽⁴⁾ AC Performance in Limit Mode Limiter Small-Signal Bandwidth Limiter Slew Rate ⁽⁸⁾	$(V_O - V_H)$ or $(V_O - V_L)$ Linear to Limited Output $2V_{DC} + 20mV_{PP}$	±10 3 600 125	±30	±35	±40	mV μA MHz	max typ typ	A C C C





ELECTRICAL CHARACTERISTICS: $V_{S} = \pm 5V$ (Cont.)

Boldface limits are tested at +25°C.

G = +2, R_F = 402 Ω , R_L = 500 Ω , and V_H = -V_L = 2V (see Figure 1 for AC performance only), unless otherwise noted.

				OPA69	81D					
		ТҮР	MIN/MAX OVER TEMPERATURE							
PARAMETER	CONDITIONS	+25°C	+25°C ⁽¹⁾	0°C to +70°C ⁽²⁾	–40°C to +85°C ⁽²⁾	UNITS	MIN/ MAX	TEST LEVEL ⁽³⁾		
OUTPUT VOLTAGE LIMITERS (Cont.) Limited Step Response Overshoot Recovery Time Linearity Guardband ⁽⁹⁾	$\begin{array}{l} 2x \ \text{Overdrive} \\ V_{\text{IN}} = 0 \ \text{to} \ \pm 2V \ \text{Step} \\ V_{\text{IN}} = \pm 2V \ \text{to} \ \text{OV} \ \text{Step} \\ f = 5 \text{MHz}, \ V_{\text{O}} = 2 V_{\text{PP}} \end{array}$	250 1 30	1.9	2	2.1	mV ns mV	typ max typ	C B C		
THERMAL CHARACTERISTICS Temperature Range Thermal Resistance D SO-8	Specification: I Junction-to-Ambient	-40 to +85 125	_	_	_	°C °C/W	typ typ	c c		

NOTES: (1) Junction temperature = ambient for +25°C specifications.

(2) Junction temperature = ambient at low temperature limit; junction temperature = ambient +23°C at high temperature limit for over temperature specifications.

(3) Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(4) Current is considered positive out of node.

(5) CMIR tested as < 3dB degradation from minimum CMRR at specified limits.

(6) I_{VH} (V_H bias current) is positive, and I_{VL} (V_L bias current) is negative, under these conditions. See Note 3, Figure 1, and Figure 8.

(7) Limiter feedthrough is the ratio of the output magnitude to the sinewave added to V_H (or V_L) when $V_{IN} = 0$.

(8) V_H slew rate conditions are: V_{IN} = +2V, G = +2, V_L = -2V, V_H = step between 2V and 0V. V_L slew rate conditions are similar.

(9) Linearity Guardband is defined for an output sinusoid (f = 5MHz, V_O = 0V_{DC} ± 1V_{PP}) centered between the limiter levels (V_H and V_L). It is the difference between the limiter level and the peak output voltage where SFDR decreases by 3dB (see Figure 9).



ELECTRICAL CHARACTERISTICS: $V_s = +5V$

Boldface limits are tested at +25°C.

 $G = +2, R_L = 500\Omega \text{ tied to } V_{CM} = 2.5V, R_F = 402\Omega, V_L = V_{CM} - 1.2V, \text{ and } V_H = V_{CM} + 1.2V \text{ (see Figure 2 for AC performance only), unless otherwise noted.}$

				OPA69	8ID			
		TYP	N	IIN/MAX O	/ER TEMPE	RATURE		1
PARAMETER	CONDITIONS	+25°C	+25°C ⁽¹⁾	0°C to +70°C ⁽²⁾	-40°C to +85°C ⁽²⁾	UNITS	MIN/ MAX	TEST LEVEL ⁽³
AC PERFORMANCE (see Figure 2)								
Small-Signal Bandwidth	$V_{O} < 0.2 V_{PP}$							
-	$G = +1, R_F = 25\Omega$	375				MHz	typ	С
	G = +2	200	150	145	140	MHz	min	В
	G = -1	200				MHz	typ	С
Gain-Bandwidth Product (G \ge +5)	$V_O < 0.2 V_{PP}$	230	170	165	155	MHz	min	В
Gain Peaking	$G = +1, R_F = 25\Omega, V_O < 0.2V_{PP}$	7				dB	typ	С
0.1dB Gain Flatness Bandwidth	$V_O < 0.2V_{PP}$	30				MHz	typ	С
Large-Signal Bandwidth	$V_0 = 2V_{PP}$	200	120	110	100	MHz	min	В
Step Response:	214 21	000	500		500			
Slew Rate	2V Step	820	560	550	500	V/µs	min	B
Rise-and-Fall Time	0.2V Step	1.9 12	2.3	2.4	2.5	ns	max	B C
Settling Time: 0.05% Harmonic Distortion: 2nd	1V Step f = 5MHz, V _O = 2V _{PP}	69	63	62	61	ns dB	typ min	В
3rd	$f = 5MHz$, $V_O = 2V_{PP}$ $f = 5MHz$, $V_O = 2V_{PP}$	73	69	68	67	dB	min	В
Input Noise:	$1 = 310112, v_0 = 2v_{PP}$	75	03	00	07	uВ		
Voltage Noise Density	f ≥ 1MHz	5.7				nV/√Hz	typ	с
Current Noise Density	$f \ge 1 MHz$	2.3				pA/√Hz	typ	c
	V _{CM} = 2.5V					•		
Open-Loop Voltage Gain (A _{OL})	$V_{CM} = 2.5V$ $V_{O} = \pm 0.5V$	60	54	52	51	dB	min	A
Input Offset Voltage	V0 = ±0.0V	±1		±7	±8	mV	max	Â
Average Drift			v	±15	±15	μV/°C	max	В
Input Bias Current ⁽⁴⁾		+3	±10	±11	±12	μΑ	max	Ā
Average Drift		_	-	±25	±25	nÅ/°C	max	В
Input Offset Current		±0.4	±2	±2.5	±3	μA	max	A
Average Drift		—		±15	±15	nA/°C	max	В
INPUT								
Common-Mode Rejection	Input Referred, $V_{CM} = \pm 0.5 V$	58	54	53	52	dB	min	A
Common-Mode Input Range ⁽⁵⁾		$V_{CM} \pm 0.8$	$V_{CM} \pm 0.7$	$V_{CM} \pm 0.7$	$V_{CM} \pm 0.6$	V	min	A
Input Impedance		0	•	0	0			
Differential-Mode		0.32 1				MΩ pF	typ	С
Common-Mode		3.5 1				$M\Omega \parallel pF$	typ	С
OUTPUT	$V_{H} = V_{CM} + 1.8V, V_{L} = V_{CM} - 1.8V$							
Output Voltage Range	$R_{\rm L} \ge 500\Omega$	$V_{CM} \pm 1.6$	$V_{CM} \pm 1.4$	V _{CM} ± 1.4	V _{CM} ± 1.3	V	min	A
Current Output, Sourcing	$V_{0} = 2.5V$	+70	+60	+55	+50	mA	min	A
Sinking	$V_0 = 2.5V$	-70	-60	-55	-50	mA	min	A
Closed-Loop Output Impedance	$G = +1, R_F = 25\Omega, f < 100 kHz$	0.2				Ω	typ	С
POWER SUPPLY	Single-Supply Operation							
Operating Voltage, Specified		+5				V	typ	С
Maximum		—	+12	+12	+12	V	max	A
Quiescent Current, Maximum	$V_{S} = +5V$	14.3	14.9	15.1	15.3	mA	max	A
Minimum	$V_{S} = +5V$	14.3	13.6	13.4	13.2	mA	min	A
Power-Supply Rejection Ratio	$V_{\rm S} = 4.5 V$ to 5.5V							
+PSRR (Input Referred)		70				dB	typ	С
OUTPUT VOLTAGE LIMITERS								
Maximum Limiter Voltage	Pins 5 and 8	+3.9				V	typ	С
Minimum Limiter Voltage	Pins 5 and 8	+1.1				V	typ	С
Default Limiter Voltage	Limiter Pins Open	V _{CM} ± 1.1		$V_{CM} \pm 0.7$		V	min	B
Minimum Limiter Separation $(V_H - V_L)$		400	400	400	400	mV	min	B
Maximum Limit Voltage	V - 25V	16	V _{CM} ± 1.8	$V_{CM} \pm 1.8$	V _{CM} ± 1.8	V	max	B
Limiter Input Bias Current Magnitude ⁽⁶⁾	$V_{O} = 2.5V$	16 3 4 11 1				µA M⊖.∥.nE	typ	C C
Limiter Input Impedance Limiter Feedthrough ⁽⁷⁾	f = 5MHz	3.4 1 <i>–</i> 60				MΩ∥pF dB	typ typ	c
DC Performance in Limit Mode	$V_{\rm IN} = V_{\rm CM} \pm 1.2V$	-00				uD	typ	ľ
Limiter Voltage Accuracy	$V_{IN} = V_{CM} \pm 1.2V$ $(V_O - V_H) \text{ or } (V_O - V_L)$	±15	±30	±35	±40	mV	max	A
Op Amp Bias Current Shift ⁽⁴⁾	Linear to Limited Output	5				μA	typ	c
AC Performance in Limit Mode		Ĭ					-78	Ĭ
Limiter Small-Signal Bandwidth	$V_{IN} = V_{CM} \pm 1.2V, V_O < 0.02V_{PP}$	450				MHz	typ	С
Limiter Slew Rate ⁽⁸⁾	2x Overdrive, V _H or V _L	100				V/µs	typ	c



ELECTRICAL CHARACTERISTICS: $V_s = +5V$ (Cont.)

Boldface limits are tested at +25°C.

G = +2, R_L = 500 Ω tied to V_{CM} = 2.5V, R_F = 402 Ω , V_L = V_{CM} -1.2V, and V_H = V_{CM} +1.2V (see Figure 2 for AC performance only), unless otherwise noted.

		OPA698ID						
		TYP	N	IN/MAX O	/ER TEMPE	RATURE]
PARAMETER	CONDITIONS	+25°C	+25°C ⁽¹⁾	0°C to +70°C ⁽²⁾	-40°C to +85°C ⁽²⁾	UNITS	MIN/ MAX	TEST LEVEL ⁽³⁾
OUTPUT VOLTAGE LIMITERS (Cont.) Limited Step Response Overshoot Recovery Time Linearity Guardband ⁽⁹⁾	$\begin{array}{l} \text{2x Overdrive} \\ \text{V}_{\text{IN}} = \text{V}_{\text{CM}} \text{ to } \text{V}_{\text{CM}} \pm 1.2\text{V} \text{ Step} \\ \text{V}_{\text{IN}} = \text{V}_{\text{CM}} \pm 1.2\text{V} \text{ to } \text{V}_{\text{CM}} \text{ Step} \\ \text{f} = 5\text{MHz}, \text{V}_{\text{O}} = 2\text{V}_{\text{PP}} \end{array}$	55 3 30				mV ns mV	typ typ typ	000
THERMAL CHARACTERISTICS Temperature Range Thermal Resistance D SO-8	Specification: I Junction-to-Ambient	-40 to +85 125	_	_	_	°C °C/W	typ typ	c c

NOTES: (1) Junction temperature = ambient for +25°C specifications.

(2) Junction temperature = ambient at low temperature limit; junction temperature = ambient +23°C at high temperature limit for over temperature specifications.

(3) Test levels: (A) 100% tested at +25°C. Over temperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(4) Current is considered positive out of node.

(5) CMIR tested as < 3dB degradation from minimum CMRR at specified limits.

(6) I_{VH} (V_H bias current) is negative, and I_{VL} (V_L bias current) is positive, under these conditions. See Note 3, Figures 2, and Figure 8.


(7) Limiter feedthrough is the ratio of the output magnitude to the sinewave added to V_H (or V_L) when $V_{IN} = 0$.


(8) V_H slew rate conditions are: $V_{IN} = V_{CM} + 0.4V$, G = +2, $V_L = V_{CM} - 1.2V$, $V_H =$ step between $V_{CM} + 1.2V$ and V_{CM} . V_L slew rate conditions are similar.


(9) Linearity Guardband is defined for an output sinusoid (f = 5MHz, $V_O = V_{CM} \pm 1V_{PP}$) centered between the limiter levels (V_H and V_L). It is the difference between the limiter level and the peak output voltage where SFDR decreases by 3dB (see Figure 9).





 T_{A} = +25°C, G = +2, R_{F} = 402 Ω , and R_{L} = 500 Ω , V_{H} = -V_{L} = 2V, unless otherwise noted.





















 T_A = +25°C, G = +2, R_F = 402\Omega, and R_L = 500\Omega, V_H = -V_L = 2V, unless otherwise noted.








 T_A = +25°C, G = +2, R_F = 402 Ω , and R_L = 500 $\Omega,$ V_H = $-V_L$ = 2V, unless otherwise noted.






















 $T_A = +25^{\circ}C$, G = +2, $R_F = 402\Omega$, and $R_L = 500\Omega$, $V_H = -V_L = 2V$, unless otherwise noted.





 T_{A} = +25°C, G = +2, R_{F} = 402 Ω , and R_{L} = 500 Ω , V_{H} = $-V_{L}$ = 2V, unless otherwise noted.
















LIMITED VOLTAGE RANGE vs TEMPERATURE







 T_A = +25°C, G = +2, R_F = 402\Omega, and R_L = 500\Omega, V_H = -V_L = 2V, unless otherwise noted.

















TYPICAL CHARACTERISTICS: $V_s = +5V$


 T_{A} = +25°C, G = +2, R_F = 402 Ω , and R_L = 500 Ω to V_{CM} = +2.5V, V_L = V_{CM} - 1.2V, V_H = V_{CM} + 1.2V, unless otherwise noted.






















TYPICAL CHARACTERISTICS: $V_s = +5V$


 $T_{A} = +25^{\circ}C, \ G = +2, \ R_{F} = 402\Omega, \ \text{and} \ R_{L} = 500\Omega \ \text{to} \ V_{CM} = +2.5V, \ V_{L} = V_{CM} - 1.2V, \ V_{H} = V_{CM} + 1.2V, \ \text{unless otherwise noted}.$
















TYPICAL APPLICATIONS

WIDEBAND VOLTAGE LIMITING OPERATION

The OPA698 is a voltage feedback amplifier that combines features of a wideband, high slew rate amplifier with output voltage limiters. Its output can swing up to 1V from each rail and can deliver up to 120mA. These capabilities make it an ideal interface to drive ADC while adding overdrive protection for the ADC inputs.

Figure 1 shows the DC-coupled, gain of +2, dual powersupply circuit configuration used as the basis of the $\pm 5V$ Electrical Characteristics and Typical Characteristics. For test purposes, the input impedance is set to 50Ω with a resistor to ground and the output impedance is set to 500Ω . Voltage swings reported in the specifications are taken directly at the input and output pins. For the circuit of Figure 1, the total output load will be $500\Omega \parallel 804\Omega = 308\Omega$. The voltage limiting pins are set to ±2V through a voltage divider network between the +Vs and ground for V_{H} , and between – Vs and ground for V_L. These limiter voltages are adequately bypassed with a 0.1µF ceramic capacitor to ground. The limiter voltages (V_H and V_L) and the respective bias currents $(I_{VH}$ and I_{VI}) have the polarities shown. One additional component is included in Figure 1. An additional resistor (174Ω) is included in series with the noninverting input. Combined with the 25Ω DC source resistance looking back towards the signal generator, this gives an input bias currentcanceling resistance that matches the 200Ω source resistance seen at the inverting input (see the DC accuracy and offset control section). The power-supply bypass for each

3.01kΩ $1.91k\Omega$ $+V_{c} = +5V$ 0.1µF 2.2uF 0.1ul 174Ω 3 w 49.9Ω **OPA698** οVo 2 $\leq 500\Omega$ I_{VL} R_{F} R_G 402Ω 402<u>Ω</u> w 0.1µF 0.1µF -21/ 2.2µF $3.01 k\Omega$ 1.91kΩ -V_ = -5V C

FIGURE 1. DC-Coupled, Dual-Supply Amplifier.

supply consists of two capacitors: one electrolytic 2.2μ F and one ceramic 0.1μ F. The power-supply bypass capacitors are shown explicitly in Figures 1 and 2, but will be assumed in the other figures. An additional 0.01μ F power-supply decoupling capacitor (not shown here) can be included between the two power-supply pins. In practical PC board layouts, this optional-added capacitor will typically improve the 2nd harmonic distortion performance by 3dB to 6dB.

SINGLE-SUPPLY, NONINVERTING AMPLIFIER

Figure 2 shows an AC-coupled, noninverting gain amplifier for single +5V supply operation. This circuit was used for AC characterization of the OPA698, with a 50 Ω source (which it matches) and a 500 Ω load. The mid-point reference on the noninverting input is set by two 806Ω resistors. This gives an input bias current-canceling resistance that matches the 402Ω DC source resistance seen at the inverting input (see the DC accuracy and offset control section). The powersupply bypass for the supply consists of two capacitors: one electrolytic 2.2µF and one ceramic 0.1µF. The power-supply bypass capacitors are shown explicitly in Figures 1 and 2, but will be assumed in the other figures. The limiter voltages (V_{H} and V_I) and the respective bias currents (I_{VH} and I_{VI}) have the polarities shown. These limiter voltages are adequately bypassed with a 0.1µF ceramic capacitor to ground. Notice that the single-supply circuit can use three resistors to set V_H and V₁, where the dual-supply circuit usually uses four to reference the limit voltages to ground. While this circuit shows +5V operation, the same circuit may be used for single supplies up to +12V.





FIGURE 2. AC-Coupled, Single-Supply Amplifier.






WIDEBAND INVERTING OPERATION

Operating the OPA698 as an inverting amplifier has several benefits and is particularly useful when a matched 50Ω source and input impedance are required. Figure 3 shows the inverting gain of -2 circuit used as the basis of the inverting mode typical characteristics.





In the inverting case, only the feedback resistor appears as part of the total output load in parallel with the actual load. For a 500 Ω load used in the typical characteristics, this gives a total load of 222 Ω in this inverting configuration. The gain resistor is set to get the desired gain (in this case, 200 Ω for a gain of –2) while an additional input resistor (R_M) can be used to set the total input impedance equal to the source, if desired. In this case, R_M = 66.5 Ω in parallel with the 200 Ω gain setting resistor gives a matched input impedance of 50 Ω . This matching is only needed when the input needs to be matched to a source impedance, as in the characterization testing done using the circuit of Figure 3.

For bias current-cancellation matching, the noninverting input requires a 147 Ω resistor to ground. The calculation for this resistor includes a DC-coupled 50 Ω source impedance along with R_G and R_M . Although this resistor will provide cancellation for the bias current, it must be well-decoupled (0.1 μF in Figure 3) to filter the noise contribution of the resistor and the input current noise.

As the required R_G resistor approaches 50Ω at higher gains, the bandwidth for the circuit in Figure 3 will far exceed the bandwidth at that same gain magnitude for the noninverting circuit of Figure 1. This occurs due to the lower noise gain for the circuit of Figure 3 when the 50Ω source impedance is included in the analysis. For instance, at a signal gain of -8($R_G = 50\Omega$, $R_M =$ open, $R_F = 402\Omega$) the noise gain for the circuit of Figure 3 will be 1 + $402\Omega/(50\Omega + 50\Omega) = 5$ due to the addition of the 50Ω source in the noise gain equation. This approach gives considerably higher bandwidth than the noninverting gain of +8. Using the 250MHz gain bandwidth product for the OPA698, an inverting gain of -8 from a 50Ω source to a $50\Omega R_G$ will give 52MHz bandwidth, whereas the noninverting gain of +8 will give 28MHz, as shown in Figure 4.




FIGURE 4. G = +8 and -8 Frequency Response.

LIMITED OUTPUT, ADC INPUT DRIVER

Figure 5 shows a simple ADC driver that operates on a single supply, and gives excellent distortion performance. The limit voltages track the input range of the converter, completely protecting against input overdrive. Note that the limiting voltages have been set 100mV above/below the corresponding reference voltage from the converter.




FIGURE 5. Single Supply, Limiting ADC Input Driver.

LIMITED OUTPUT, DIFFERENTIAL ADC INPUT DRIVER

Figure 6 shows a differential ADC driver that takes advantage of the OPA698 limiters to protect the input of the ADC.

Two OPA698s are used. The first one is an inverting configuration at a gain of –2. The second one is in a noninverting configuration at a gain of +2. Each amplifier is swinging $2V_{PP}$ providing a $4V_{PP}$ differential signal to drive the input of the ADC. Limiters have been set 100mV away from the magnitude of each amplifier's maximum signal to provide input protection for the ADC while maintaining an acceptable distortion level.

PRECISION HALF WAVE RECTIFIER

Figure 7 shows a half wave rectifier with outstanding precision and speed. V_H (pin 8) will default to a voltage between 3.1V and 3.8V if left open, while the negative limit is set to ground.




FIGURE 7. Precision Half Wave Rectifier.

The gain for the circuit in Figure 5 is set at +2. Figure 8 shows a 100MHz sinewave amplifier, with a gain of +2 and rectified.




FIGURE 8. 100MHz Sinewave Rectified.

HIGH-SPEED FULL WAVE RECTIFIER

There are two methods shown here to build a high-speed full wave rectifier with a limiting amplifier: use the half-wave rectifier described previously with another amplifier to obtain the full wave rectified, or use the input to set the limiting voltage.




FIGURE 6. Single to Differential AC-Coupled, Output Limited ADC Driver.



High-Speed Full Wave rectifier #1

The circuit shown in Figure 9 uses only one amplifier, in an inverting gain of -1 configuration. The upper limiting voltage is left open, resulting in an upper limiting voltage of +3.5V. The lower limiting voltage is connected to the input signal, resulting in the following behavior. When the input voltage is negative, the amplifier is not limiting, resulting in the inversion of the input signal, the output. During the positive excursion of the input signal, the output signal is being driven by the limiting input pin. Since the output is driven from the limiter input pin from positive inputs, the lower slew rate in the input path restricts the application of this approach to lower amplitude and/or frequencies. A 2MHz fully rectified sinewave is shown in Figure 10.




FIGURE 9. High-Speed Full Wave Rectifier #1.




FIGURE 10. 2MHz Sinewave Rectified.

In order to reach higher frequencies, a second method is recommended.

High Speed Full Wave rectifier #2

The circuit shown in Figure 11 combines a half-wave rectifier driving the OPA693 in an inverting configuration, while the input signal drives the noninverting input of the fixed gain amplifier OPA693, resulting in a full wave rectifier function. Results are shown in Figure 12.




FIGURE 11. High-Speed Full Wave Rectifier #2.




FIGURE 12. 10MHz Sinewave Rectified.

If the negative excursion of the rectified signal is not desired, it can easily be removed by replacing the OPA693 with the OPA698 configured as a difference amplifier with V_L connected to ground and V_H left floating.

SOFT-CLIPPING (Compression) CIRCUIT

Figure 13 shows a soft-clipping circuit. As soon as the input voltage exceeds either V_{CH} or V_{CL} , the limiting voltages are driven by the following equations:

$$V_{\rm H} = V_{\rm H} = \frac{R_2 \times V_{\rm CH} + R_1 \times V_{\rm IN}}{R_1 + R_2}$$
 (1)

$$V_{L} = \frac{R_4 \times V_{CL} + R_3 \times V_{IN}}{R_3 + R_4}$$
(2)

As the amplifier is operating in the limiting mode, the output voltage is compressed with a gain of R_1+R_2/R_1 for the positive excursion above V_{CH} , and by a gain of R_3+R_4/R_3 for the negative excursion below V_{CL} . Figure 14 shows a $5V_{PP}$ on the input being compressed above $\pm 1V$ with a compression gain of one-third.






FIGURE 13. Soft-Clipping Circuit.




FIGURE 14. Soft Clipping with a Gain of 1/3 above the clamp level (±1V).

VERY HIGH-SPEED SCHMITT TRIGGER

Figure 15 shows a very high-speed Schmitt Trigger. The output levels are precisely defined, and the switching time is exceptional. The output voltage swings between V_H and V_L. The circuit operates as follow. When the input voltage is less than V_{HL} then the output is limiting at V_H. When the input is greater than V_{HH} then the output is limiting at V_L, with V_{HL} and V_{HH} defined as the following:

$$V_{HL, HH} = \frac{R_1 || R_2 || R_3}{R_1} \times V_{REF} + \frac{R_1 || R_2 || R_3}{R_2} \times V_{OUT}$$

Due to the inverting function realized by the Schmitt Trigger, V_{HL} corresponds to V_{OUT} = V_{H} , and V_{HH} corresponds to V_{OUT} = V_{L} .




FIGURE 15. Very High-Speed Schmitt Trigger.

Figure 16 shows the Schmitt Trigger operating with V_{REF} = +5V. This gives us V_{HH} = 2.4V and V_{HL} = 1.6V. The propagation delay for the OPA698 in a Schmitt Trigger configuration is 6ns from high-to-low, and 5ns from low-to-high.




FIGURE 16. Schmitt Trigger Time Domain Response for a 10MHz Sinewave.

UNITY-GAIN BUFFER

Figure 17 shows a unity-gain voltage buffer using the OPA698. The feedback resistor (R_F) isolates the output from the input capacitance at the inverting input. $R_F = 24.9\Omega$ is recommended for unity-gain buffer applications. R_C is an optional compensation resistor that reduces the peaking typically seen at G = +1. Choosing $R_C = R_S + R_F$ gives a unity-gain buffer with approximately the G = +2 frequency response. The frequency response for this circuit is shown in the electrical characteristics curves.




FIGURE 17. Unity-Gain Buffer.





DC RESTORER

Figure 18 shows a DC restore circuit using the OPA698 and OPA660. The buffer element of the OPA660 is used to buffer the input signal while the transconductance element is used to restore the DC level after the decoupling capacitor C₁. The DC level is set using R₁ and R₂. The OPA698 is configured at a gain of 2 to compensate for the 75 Ω series into a 75 Ω load. The OPA698 also limits the output to ground.

VIDEO SYNC STRIPPER

Figure 19 shows a sync stripper using two OPA698 outputlimiting op amps. One OPA698 is configured as a limiting inverting comparator. Referred to the input, the negative excursions lower than -0.2V are clipped to ground, and all excursions greater than -0.2V generate an output voltage set by the default limiting value (-3.5V). The second OPA698 is using this waveform to effectively remove the sync pulse from the video signal.




FIGURE 19. Sync Stripper Circuit.

DESIGN-IN TOOLS

DEMONSTRATION FIXTURE

A printed circuit board (PCB) is available to assist in the initial evaluation of circuit performance using the OPA698. The fixture is offered free of charge as an unpopulated PCB, delivered with user's guide. The summary information for this fixture is shown in Table I.

	PRODUCT	PACKAGE	ORDERING NUMBER	LITERATURE NUMBER
ſ	OPA698ID	SO-8	DEM-OPA-SO-1A	SBOU009

TABLE I. Demonstration Fixture.

This demonstration fixture can be requested at the Texas Instruments web site (www.ti.com) through the OPA698 product folder.

OPERATING SUGGESTIONS

THEORY OF OPERATION

The OPA698 is a voltage-feedback op amp that is unity-gain stable. The output voltage is limited to a range set by the voltage on the limiter pins (5 and 8). When the input tries to overdrive the output, the limiters take control of the output buffer. This action from the limiters avoids saturating any part of the signal path, giving quick overdrive recovery and excellent limiter accuracy at any signal gain. The limiters have a very sharp transition from the linear region of operation to output limiting. This transition allows the limiter voltages to be set very near (< 100mV) the desired signal range. The distortion performance is also very good near the limiter voltages.




FIGURE 18. DC Restore to Ground.





OUTPUT LIMITERS

The output voltage is linearly dependent on the input(s) when it is between the limiter voltages V_H (pin 8) and V_L (pin 5). When the output tries to exceed V_H or V_L, the corresponding limiter buffer takes control of the output voltage and holds it at V_H or V_L . Because the limiters act on the output, their accuracy does not change with gain. The transition from the linear region of operation to output limiting is very sharp-the desired output signal can safely come to within 30mV of V_H or V₁ with no onset of non-linearity. The limiter voltages can be set to within 0.7V of the supplies ($V_L \ge -V_S + 0.7V$, $V_H \le +V_S - 0.7V$). They must also be at least 400mV apart $(V_H - V_L \ge 0.4V)$. When pins 5 and 8 are left open, V_H and V_L go to the default voltage limit; the minimum values are given in the electrical specifications. Looking at Figure 20 for the zero bias current case shows the expected range of (V_S - default limit voltages) = headroom.




FIGURE 20. Limiter Bias Current vs Bias Voltage.

When the limiter voltages are more than 2.1V from the supplies ($V_L \ge -V_S + 2.1V$ or $V_H \le +V_S - 2.1V$), you can use simple resistor dividers to set V_H and V_L (see Figure 1). Make sure to include the limiter input bias currents (Figure 8) in the calculations (that is, $I_{VL} = -50\mu$ A out of pin 5, and $I_{VH} = +50\mu$ A out of pin 8). For good limiter voltage accuracy, run at least 1mA quiescent bias current through these resistors. When the limiter voltages need to be within 2.1V of the supplies ($V_L \le -V_S + 2.1V$ or $V_H \ge +V_S - 2.1V$), consider using low impedance buffers to set V_H and V_L to minimize errors due to bias current uncertainty. This condition will typically be the case for single-supply operation ($V_S = +5V$). Figure 2 runs 2.5mA through the resistive divider that sets V_H and V_L . This limits errors due to I_{VH} and $I_{VL} < \pm1\%$ of the target limit

voltages. The limiters' DC accuracy depends on attention to detail. The two dominant error sources can be improved as follows:

- Power supplies, when used to drive resistive dividers that set V_H and V_L, can contribute large errors (for example, ±5%). Using a more accurate source, and bypassing pins 5 and 8 with good capacitors, will improve limiter PSRR.
- The resistor tolerances in the resistive divider can also dominate. Use 1% resistors.

Other error sources also contribute, but should have little impact on the limiters' DC accuracy:

- Reduce offsets caused by the Limiter Input Bias Currents. Select the resistors in the resistive divider(s) as described above.
- Consider the signal path DC errors as contributing to uncertainty in the useable output swing.
- The limiter offset voltage only slightly degrades limiter accuracy. Figure 21 shows how the limiters affect distortion performance. Virtually no degradation in linearity is observed for output voltage swinging right up to the limiter voltages.




FIGURE 21. Harmonic Distortion Near Limit Voltages.

OUTPUT DRIVE

The OPA698 has been optimized to drive 500Ω loads, such as ADCs. It still performs very well driving 100Ω loads; the specifications are shown for the 500Ω load. This makes the OPA698 an ideal choice for a wide range of high-frequency applications.

Many high-speed applications, such as driving ADCs, require op amps with low output impedance. As shown in the typical performance curve *Output Impedance vs Frequency*, the OPA698 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency, since loop gain decreases with frequency.





THERMAL CONSIDERATIONS

The OPA698 will not require heat sinking under most operating conditions. Maximum desired junction temperature will set a maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed 150°C.

The total internal power dissipation (P_D) is the sum of quiescent power (P_{DQ}) and the additional power dissipated in the output stage (P_{DL}) while delivering load power. P_{DQ} is simply the specified no-load supply current times the total supply voltage across the part. P_{DL} depends on the required output signals and loads. For a grounded resistive load, and equal bipolar supplies, it is at maximum when the output is at 1/2 either supply voltage. In this condition, P_{DL} = V_S²/(4R_L) where R_L includes the feedback network loading. Note that it is the power in the output stage, and not in the load, that determines internal power dissipation.

The operating junction temperature is: $T_J = T_A + P_D \times \theta_{JA}$, where T_A is the ambient temperature. For example, the maximum T_J for a OPA698ID with G = +2, $R_F = 402\Omega$, $R_L = 100\Omega$, and $\pm V_S = \pm 5V$ at the maximum $T_A = +85^{\circ}C$ is calculated as:

$$P_{DQ} = (10V \times 15.5mA) = 155mW$$

$$P_{DL} = \frac{(5V)^2}{4 \times (100\Omega \parallel 804\Omega)} = 70mW$$

$$P_D = 155mW + 70mW = 225mW$$

$$T_1 = 85^{\circ}C + 225mW \times 125^{\circ}C / W = 113^{\circ}C$$

This would be the maximum T_J from V_O = $\pm 2.5 V_{DC}.$ Most applications will be at a lower output stage power and have a lower $T_J.$

CAPACITIVE LOADS

Capacitive loads, such as the input to ADCs, will decrease the amplifier phase margin, which may cause high-frequency peaking or oscillations. Capacitive loads $\geq 2pF$ should be isolated by connecting a small resistor in series with the output, as shown in Figure 22. Increasing the gain from +2 will improve the capacitive drive capabilities due to increased phase margin.




FIGURE 22. Driving Capacitive Loads.

In general, capacitive loads should be minimized for optimum high-frequency performance. The capacitance of coax cable (29pF/ft for RG-58) will not load the amplifier when the coaxial cable, or transmission line, is terminated in its characteristic impedance.

FREQUENCY RESPONSE COMPENSATION

The OPA698 is internally compensated to be unity-gain stable, and has a nominal phase margin of 60° at a gain of +2. Phase margin and peaking improve at higher gains. Recall that an inverting gain of -1 is equivalent to a gain of +2 for bandwidth purposes (that is, noise gain = 2). Standard external compensation techniques work with this device. For example, in the inverting configuration, the bandwidth may be limited without modifying the inverting gain by placing a series RC network to ground on the inverting node. This has the effect of increasing the noise gain at high frequencies, which limits the bandwidth.

To maintain a wide bandwidth at high gains, cascade several op amps, or use the high-gain optimized OPA699.

In applications where a large feedback resistor is required, such as photodiode transimpedance amplifier, the parasitic capacitance from the inverting input to ground causes peaking or oscillations. To compensate for this effect, connect a small capacitor in parallel with the feedback resistor. The bandwidth will be limited by the pole that the feedback resistor and this capacitor create. In other high-gain applications, use a three-resistor *Tee* network to reduce the RC time constants set by the parasitic capacitances. Be careful not to increase the noise generated by this feedback network too much.

PULSE SETTLING TIME

The OPA698 is capable of an extremely fast settling time in response to a pulse input. Frequency response flatness and phase linearity are needed to obtain the best settling times. For capacitive loads, such as an ADC, use the recommended R_S in the typical performance curve R_S vs Capacitive Load. Extremely fine-scale settling (0.01%) requires close attention to ground return current in the supply decoupling capacitors.

The pulse settling characteristics, when recovering from overdrive, are very good.

DISTORTION

The OPA698 distortion performance is specified for a 500Ω load, such as an ADC. Driving loads with smaller resistance will increase the distortion, as illustrated in Figure 23. Remember to include the feedback network in the load resistance calculations.








FIGURE 23. 5MHz Harmonic Distortion vs Load Resistance.

NOISE PERFORMANCE

High slew rate, unity-gain stable, voltage feedback op amps usually achieve their slew rate at the expense of a higher input noise voltage. The 5.6nV/ $\sqrt{\text{Hz}}$ input voltage noise for the OPA698, however, is much lower than comparable amplifiers. The input-referred voltage noise, and the two input-referred current noise terms, combine to give low output noise under a wide variety of operating conditions. Figure 24 shows the op amp noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/ $\sqrt{\text{Hz}}$ or pA/ $\sqrt{\text{Hz}}$.




FIGURE 24. Op Amp Noise Analysis Model.

The total output spot noise voltage can be computed as the square root of the sum of all squared output noise voltage contributors. Equation 3 shows the general form for the output noise voltage using the terms shown in Figure 25.

$$E_{O} = \sqrt{\left(E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S}\right)NG^{2} + (I_{BI}R_{F})^{2} + 4kTR_{F}NG}$$

Dividing this expression by the noise gain (NG = $(1+R_F/R_G)$) will give the equivalent input-referred spot noise voltage at the noninverting input, as shown in Equation 4.

(3)

$$E_{N} = \sqrt{E_{NI}^{2} + (I_{BN}R_{S})^{2} + 4kTR_{S} + \left(\frac{I_{BI}R_{F}}{NG}\right)^{2} + \frac{4kTR_{F}}{NG}}$$

Evaluating these two equations for the OPA698 circuit and component values (see Figure 1) will give a total output spot noise voltage of 11.9nV/ \sqrt{Hz} and a total equivalent input spot noise voltage of 6nV/ \sqrt{Hz} . This total input-referred spot noise voltage is only slightly higher than the 5.6nV/ \sqrt{Hz} specification for the op amp voltage noise alone. This will be the case as long as the impedances appearing at each op amp input are limited to a maximum value of 300 Ω . Keeping both (R_F || R_G) and the noninverting input source impedance less than 300 Ω will satisfy both noise and frequency response flatness considerations. Since the resistor-induced noise is relatively negligible, additional capacitive decoupling across the bias current cancellation resistor (R_T) for the inverting op amp configuration of Figure 3 is not required, but is still desirable.

DC ACCURACY AND OFFSET CONTROL

The balanced input stage of a wideband voltage feedback op amp allows good output DC accuracy in a large variety of applications. The power-supply current trim for the OPA698 gives even tighter control than comparable products. Although the high-speed input stage does require relatively high input bias current (typically $\pm 8\mu$ A at each input terminal), the close matching between them may be used to reduce the output DC error caused by this current. The total output offset voltage may be considerably reduced by matching the DC source resistances appearing at the two inputs. This reduces the output DC error due to the input bias currents to the offset current times the feedback resistor. Evaluating the configuration of Figure 1, using worst-case +25°C input offset voltage and current specifications, gives a worst-case output offset voltage equal to: -(NG = noninverting signal gain)

$$\pm (\text{NG} \bullet \text{V}_{\text{OS(MAX)}}) \pm (\text{R}_{\text{F}} \bullet \text{I}_{\text{OS(MAX)}})$$

= $\pm (2 \bullet 5\text{mV}) \pm (402\Omega \bullet 1.4\mu\text{A})$
= $\pm 10.6\text{mV}$





A fine-scale output offset null, or DC operating point adjustment, is often required. Numerous techniques are available for introducing DC offset control into an op amp circuit. Most of these techniques eventually reduce to adding a DC current through the feedback resistor. In selecting an offset trim method, one key consideration is the impact on the desired signal path frequency response. If the signal path is intended to be noninverting, the offset control is best applied as an inverting summing signal to avoid interaction with the signal source. If the signal path is intended to be inverting, applying the offset control to the noninverting input may be considered. However, the DC offset voltage on the summing junction will set up a DC current back into the source which must be considered. Applying an offset adjustment to the inverting op amp input can change the noise gain and frequency response flatness. For a DC-coupled inverting amplifier, Figure 25 shows one example of an offset adjustment technique that has minimal impact on the signal frequency response. In this case, the DC offsetting current is brought into the inverting input node through resistor values that are much larger than the signal path resistors. This will insure that the adjustment circuit has minimal effect on the loop gain as well as the frequency response.




FIGURE 25. DC-Coupled, Inverting Gain of –2, with Offset Adjustment.

BOARD LAYOUT GUIDELINES

Achieving optimum performance with the high-frequency OPA698 requires careful attention to layout design and component selection. Recommended PCB layout techniques and component selection criteria are:

a) **Minimize parasitic capacitance to any AC ground** for all of the signal I/O pins. Open a window in the ground and power planes around the signal I/O pins, and leave the ground and power planes unbroken elsewhere.

b) **Provide a high quality power supply.** Use linear regulators, ground plane and power planes to provide power. Place high frequency 0.1μ F decoupling capacitors < 0.2" away from each power-supply pin. Use wide, short traces to connect to these capacitors to the ground and power planes. Also use larger (2.2μ F to 6.8μ F) high-frequency decoupling capacitors to bypass lower frequencies. They may be somewhat further from the device, and be shared among several adjacent devices.

c) **Place external components close** to the OPA698. This minimizes inductance, ground loops, transmission line effects and propagation delay problems. Be extra careful with the feedback (R_F), input and output resistors.

d) **Use high-frequency components** to minimize parasitic elements. Resistors should be a very low reactance type. Surface-mount resistors work best and allow a tighter layout. Metal film or carbon composition axially-leaded resistors can also provide good performance when their leads are as short as possible. Never use wirewound resistors for high-frequency applications. Remember that most potentiometers have large parasitic capacitances and inductances. Multilayer ceramic chip capacitors work best and take up little space. Monolithic ceramic capacitors also work very well. Use R_F type capacitors with low ESR and ESL. The large power pin bypass capacitors (2.2 μ F to 6.8 μ F) should be tantalum for better high frequency and pulse performance.

e) **Choose low resistor values** to minimize the time constant set by the resistor and its parasitic parallel capacitance. Good metal film or surface mount resistors have approximately 0.2pF parasitic parallel capacitance. For resistors > 1.5k Ω , this adds a pole and/or zero below 500MHz. Make sure that the output loading is not too heavy. The recommended 402 Ω feedback resistor is a good starting point in most designs.

f) Use short direct traces to other wideband devices on the board. Short traces act as a lumped capacitive load. Wide traces (50 to 100 mils) should be used. Estimate the total capacitive load at the output, and use the series isolation resistor recommended in the typical performance curve, R_S vs Capacitive Load. Parasitic loads < 2pF may not need the isolation resistor.





g) When long traces are necessary, use transmission line design techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50 Ω transmission line is not required on board-a higher characteristic impedance will help reduce output loading. Use a matching series resistor at the output of the op amp to drive a transmission line, and a matched load resistor at the other end to make the line appear as a resistor. If the 6dB of attenuation that the matched load produces is not acceptable, and the line is not too long, use the series resistor at the source only. This will isolate the source from the reactive load presented by the line, but the frequency response will be degraded. Multiple destination devices are best handled as separate transmission lines, each with its own series source and shunt load terminations. Any parasitic impedances acting on the terminating resistors will alter the transmission line match, and can cause unwanted signal reflections and reactive loading.

h) **Do not use sockets** for high-speed parts like the OPA698. The additional lead length and pin-to-pin capacitance introduced by the socket creates an extremely troublesome parasitic network. Best results are obtained by soldering the part onto the board.

POWER SUPPLIES

The OPA698 is nominally specified for operation using either \pm 5V supplies or a single +5V supply. The maximum specified total supply voltage of 12V allows reasonable tolerances on the supplies. Higher supply voltages can break down internal junctions, possibly leading to catastrophic failure. Single-supply operation is possible as long as common mode

voltage constraints are observed. The common-mode input and output voltage specifications can be interpreted as a required headroom to the supply voltage. Observing this input and output headroom requirement will allow design of non-standard or single-supply operation circuits. Figure 2 shows one approach to single-supply operation.

INPUT AND ESD PROTECTION

ESD damage has been known to damage MOSFET devices, but any semiconductor device is vulnerable to ESD damage. This is particularly true for very high-speed, fine geometry processes. ESD damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. Therefore, ESD handling precautions are required when handling the OPA698.




FIGURE 26. Internal ESD Protection.



Revision History

DATE	REVISION	PAGE	PAGE SECTION DESCRIPTION						
12/08	D	2	Absolute Maximum Ratings	Changed minimum Storage Temperature Range from -40° C to -65° C.					
3/06	С	20	Design-In Tools	Board part number changed.					

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
OPA698ID	LIFEBUY	SOIC	D	0	75	RoHS & Green	(6) NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA	
OPA098ID	LIFEBUT	3010	D	8	75	KOHS & Green	NIPDAU	Level-2-260C-1 FEAR	-40 10 85	698	
OPA698IDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 698	Samples
OPA698IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 698	Samples
OPA698IDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 698	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA698 :

• Military : OPA698M

NOTE: Qualified Version Definitions:

• Military - QML certified for Military and Defense Applications




Texas


www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA698IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA698IDR	SOIC	D	8	2500	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA698ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA698IDG4	D	SOIC	8	75	506.6	8	3940	4.32

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated