

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

JULY 2013 REV. 1.0.0

GENERAL DESCRIPTION

The XRT86VX38A is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and Long-haul/Short-hual LIU integrated solution featuring R³ technology (Relayless, Reconfigurable, Redundancy) and BITS Timing element. The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VX38A provides protection from power failures and hot swapping.

The XRT86VX38A contains an integrated DS1/E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifications. Each framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.

Each Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers per channel which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers per channel which extract the


payload content of Receive LAPD Message frames from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. Each framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound T1/E1/J1 frames.

XRT86VX38A

The XRT86VX38A fully meets all of the latest T1/E1/J1 specifications: ANSI T1/E1.107-1988, ANSI T1/E1.403-1995, ANSI T1/E1.231-1993, ANSI T1/E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703, G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loop-backs, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

Applications and Features (next page)

FIGURE 1. XRT86VX38A EIGHT CHANNEL E1 (T1/E1/J1) FRAMER/LIU COMBO



XRT86VX38A





APPLICATIONS

- High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- T1/E1/J1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1
- BITS Timing
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated DS1 interfaces
- Multichannel DS1 Test Equipment
- T1/E1/J1 Performance Monitoring
- Voice over packet gateways
- Routers

FEATURES

- Backwards compatible to the XRT86VX38
- Supports Section 13 Synchronization Interface (BITS timing) in ITU G.703 for both Tx and Rx Paths
- Supports SSM Synchronous Messaging Generation (BOC for T1, National Bits for E1) on the Transmit Path
- Supports SSM Synchronous Messaging Extraction (BOC for T1, National Bits for E1) on the Receive Path
- Supports a Customized Section 13 Synchronization Interface in G.703 at 1.544MHz
- BITS functionality (generation and extraction) can be enabled by channel or globally New Feature
- DS-0 Monitoring on both Transmit and Receive Time Slots
- Supports SSM Synchronization Messaging per ANSI T1.101-1999 and ITU G.704
- Independent, full duplex DS1 Tx and Rx Framer/LIUs
- Each channel has full featured Long-haul/Short-haul LIU
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
- Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 2-channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
- Programmable output clocks for Fractional T1/E1/J1
- Supports Channel Associated Signaling (CAS) and Common Channel Signaling (CCS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling
- Extracts and inserts robbed bit signaling (RBS)

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

- 3 Integrated HDLC controllers for Tx and Rx, each controller having two 96-byte buffers (buffer 0 / buffer 1)
- 3 Full SS7 Controllers per channel that implement hardware based transmission and reception of FISUs, LSSUs and MSUs to ease the software implementation of SS7 signaling.- *New Feature*
- Timeslot assignable HDLC
- V5.1 or V5.2 Interface
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Supports SPRM and NPRM
- Alarm Indication Signal with Customer Installation signature (AIS-CI) <u>Hardware enhancement</u>
- Remote Alarm Indication with Customer Installation (RAI-CI) <u>Hardware enhancement</u>
- Simultaneous RAI-CI and AIS-CI monitoring <u>New Feature</u>
- Gapped Clock interface mode for Transmit and Receive.
- Supports RxCLK clock squelch upon LOS New Feature
- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Wide choice of T1 framing structures: SF/D4, ESF, SLC®96, T1DM and N-Frame (non-signaling)
- Direct access to D and E channels for fast transmission of data link information
- Full BERT (supports TR-25) Controller for generation and detection on system and line side of the chip
- PRBS, QRSS, and Network Loop Code generation and detection
- Seven Independent, simultaneous Loop Code Detectors per Channel
- Programmable Interrupt output pin
- Supports programmed I/O and DMA modes of Read-Write access
- Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms
- Detects OOF, LOF, LOS errors and COFA conditions
- Loopbacks: Local (LLB) and Line remote (LB)
- Facilitates Inverse Multiplexing for ATM
- Performance monitor with one second polling
- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8kHz Sync reference
- 3.3V CMOS operation with 5V tolerant inputs, 1.8V Inner Core
- Offered in 256-pin fpBGA and 329-pin fpBGA packages with -40°C to +85°C operation

ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT86VX38AIB256	256 Pin Fine Pitch Ball Grid Array	-40°C to +85°C
XRT86VX38AIB329	329 Pin Fine Pitch Ball Grid Array	-40°C to +85°C

XRT86VX38A





LIST OF TABLES

Table 1:: Register Summary		4
Table 2:: Clock Select Register (CSR)	Hex Address: 0xN100	10
Table 3:: Line Interface Control Register (LICR)	Hex Address: 0xN101	12
Table 4:: General Purpose Input/Output 0 Control Register(GPIOCR0)	Hex Address: 0x0102	
Table 5:: General Purpose Input/Output 1 Control Register(GPIOCR1)	Hex Address: 0x4102	15
Table 6:: Framing Select Register (FSR)	Hex Address: 0xN107	16
Table 7:: Alarm Generation Register (AGR)	Hex Address: 0xN108	20
Table 8:: Synchronization MUX Register (SMR)	Hex Address: 0xN109	22
Table 9:: Transmit Signaling and Data Link Select Register (TSDLSR)	Hex Address:0xN10A	25
Table 10:: Framing Control Register (FCR)	Hex Address: 0xN10B	28
Table 11:: Receive Signaling & Data Link Select Register (RSDLSR)	Hex Address: 0xN10C	30
Table 12:: Receive Signaling Change Register 0 (RSCR 0)	Hex Address: 0xN10D	32
Table 13:: Receive Signaling Change Register 1 (RSCR 1)	Hex Address: 0xN10E	32
Table 14:: Receive Signaling Change Register 2 (RSCR 2)	Hex Address: 0xN10F	32
Table 15:: Receive Signaling Change Register 3 (RSCR 3)	Hex Address: 0xN110	33
Table 16:: Receive National Bits Register (RNBR)	Hex Address: 0xN111	34
Table 17:: Receive Extra Bits Register (REBR)	Hex Address: 0xN112	35
Table 18:: Data Link Control Register (DLCR1)	Hex Address: 0xN113	37
Table 19:: Transmit Data Link Byte Count Register (TDLBCR1)	Hex Address: 0xN114	39
Table 20:: Receive Data Link Byte Count Register (RDLBCR1)	Hex Address: 0xN115	40
Table 21:: Slip Buffer Control Register (SBCR)	Hex Address: 0xN116	41
Table 22:: FIFO Latency Register (FFOLR)	Hex Address: 0xN117	42
Table 23:: DMA 0 (Write) Configuration Register (D0WCR)	Hex Address: 0xN118	43
Table 24:: DMA 1 (Read) Configuration Register (D1RCR)	Hex Address: 0xN119	44
Table 25:: Interrupt Control Register (ICR)	Hex Address: 0xN11A	45
Table 26:: LAPD Select Register (LAPDSR)	Hex Address: 0xN11B	46
Table 27:: Performance Report Control Register (PRCR)	Hex Address: 0xN11D	46
Table 28:: Gapped Clock Control Register (GCCR)	Hex Address: 0xN11E	47
Table 29:: Transmit Interface Control Register (TICR)	Hex Address:0xN120	48
Table 30:: Transmit Interface Speed When Multiplexed Mode is Disable		
Table 31:: Transmit Interface Speed when Multiplexed Mode is Enabled	(TxMUXEN = 1)	51
Table 32:: PRBS Control And Status Register 0 (PRBSCSR0)	Hex Address: 0xN121	
Table 33:: Receive Interface Control Register (RICR)	Hex Address: 0xN122	54
Table 34:: Receive Interface Speed When Multiplexed Mode is Disabled		
Table 35:: Receive Interface Speed when Multiplexed Mode is Enabled	(TxMUXEN = 1)	56
Table 36:: PRBS Control and Status Register 1 (PRBSCSR1)	Hex Address: 0xN123	
Table 37:: Loopback Code Control Register (LCCR)	Hex Address: 0xN124	
Table 38:: Transmit Loopback Coder Register (TLCR)	Hex Address: 0xN125	59
Table 39:: Receive Loopback Activation Code Register (RLACR)	Hex Address: 0xN126	
Table 40:: Receive Loopback Deactivation Code Register (RLDCR)	Hex Address: 0xN127	
Table 41:: Defect Detection Enable Register (DDER)	Hex Address: 0xN129	
Table 42:: Transmit Sa Select Register (TSASR)	Hex Address: 0xN130	
Table 43:: Transmit Sa Auto Control Register 1 (TSACR1)	Hex Address: 0xN131	
Table 44:: Conditions on Receive side When TSACR1 bits Are enabled		
Table 45:: Transmit Sa Auto Control Register 2 (TSACR2)	Hex Address: 0xN132	
Table 46:: Conditions on Receive side When TSACR2 bits enabled		
Table 47:: Transmit Sa4 Register (TSA4R)	Hex Address: 0xN133	
Table 48:: Transmit Sa5 Register (TSA5R)	Hex Address: 0xN134	
Table 49:: Transmit Sa6 Register (TSA6R)	Hex Address: 0xN135	
Table 50:: Transmit Sa7 Register (TSA7R)	Hex Address: 0xN136	
Table 51:: Transmit Sa8 Register (TSA8R)	Hex Address: 0xN137	
Table 52:: Transmit SS7 LSSU SF1 Registers (TSS7LSSUSF1R)	Hex Address: 0xN138 - 0xN13A	
Table 53:: Receive Sa4 Register (RSA4R)	Hex Address: 0xN13B	
Table 54:: Receive Sa5 Register (RSA5R)	Hex Address: 0xN13C	
Table 55:: Receive Sa6 Register (RSA6R)	Hex Address: 0xN13D	
Table 56:: Receive Sa7 Register (RSA7R)	Hex Address: 0xN13E	
Table 57:: Receive Sa8 Register (RSA8R)	Hex Address: 0xN13F	
Table 58:: Data Link Control Register (DLCR2)	Hex Address: 0xN143	70





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

Table 59:: Transmit Data Link Byte Count Register (TDLBCR2)	Hex Address: 0xN144	72
Table 60:: Receive Data Link Byte Count Register (RDLBCR2)	Hex Address: 0xN145	<i>73</i>
Table 61:: Transmit SS7 Minimum Flag Count Register (TSS7MFC)	R) Hex Address: 0xN152	<i>73</i>
Table 62:: Data Link Control Register (DLCR3)	Hex Address: 0xN153	74
Table 63:: Transmit Data Link Byte Count Register (TDLBCR3)	Hex Address: 0xN154	76
Table 64:: Receive Data Link Byte Count Register (RDLBCR3)	Hex Address: 0xN155	77
Table 65:: Transmit SS7 Control Registers 0 (TSS7CR0) Hex Address	ess: 0xN159 to 0xN15B	77
Table 66:: Transmit SS7 Control Registers 1 (TSS7CR1) Hex Addre	ess: 0xN15C to 0xN15E	78
Table 67:: BERT Control Register (BCR)	Hex Address: 0xN163	<i>7</i> 9
Table 67:: BERT Control Register (BCR) Table 68:: E1 SSM Messages		80
Table 69:: SSM BOC Control Register (BOCCR 0xN170h)		81
Table 70:: Receive SSM Register (RSSMR 0xN171h)		82
Table 71:: Receive SSM Match 1 Register (RSSMMR1 0xN172h)		83
Table 72:: Receive SSM Match 2 Register (RSSMMR2 0xN173h)		
Table 73:: Receive SSM Match 3 Register (RSSMMR3 0xN174h)		83
Table 74:: Transmit SSM Register (TSSMR 0xN175h)		
Table 75:: Transmit SSM Byte Count Register (TSSMBCR 0xN176)		
Table 76:: Receive FAS Si Register (RFASSiR 0xN177h)		
Table 77:: Transmit FAS Si Register (RFASSiR 0xN178h)		
Table 78:: Transmit SS7 FSN Registers (TSS7FSNR) Hex Address	s: 0xN17A to 0xN17C	85
Table 79:: Transmit SS7 BSN Registers (TSS7BSNR) Hex Address	s: 0xN17D to 0xN17F	86
Table 80:: Receive DS-0 Monitor Registers (RDS0MR)	H	lex Address.
0xN15F to 0xN16F (not including 0xN163) and 0xN1C0 to	0xN1CF	87
Table 81:: Transmit DS-0 Monitor Registers (TDS0MR) Hex Add	ress: 0xN1D0 to 0xN1EF	88
Table 82:: Transmit SS7 LI Registers (TSS7LIR) Hex Address: 0.	xN1F0 to 0xN1F2	88
Table 83:: Transmit SS7 LSSU SF0 Registers (TSS7LSSUSF0R)		
Table 84:: Receive SS7 RxSOT Delay Count Register (RSS7RXSC		
Table 85:: Transmit Alarm Test Register (TATR) Hex Addres	ss: 0xN1FB	89
Table 86:: Device ID Register (DEVID)	Hex Address: 0x01FE	
Table 87:: Revision ID Register (REVID)	Hex Address: 0x01Fi	F 89
Table 88:: Transmit Channel Control Register 0-31 (TCCR 0-31)	Hex Address: 0xN300 to 0xN31F	90
Table 89:: Transmit User Code Register 0 - 31 (TUCR 0-31)	Hex Address: 0xN320 to 0xN33F	92
Table 90:: Transmit Signaling Control Register 0-31 (TSCR 0-31)	Hex Address: 0xN340 to 0xN35F	93
Table 91:: Receive Channel Control Register x (RCCR 0-31)	Hex Address: 0xN360 to 0xN37F	96
Table 92:: Receive User Code Register 0-31 (RUCR 0-31)	Hex Address: 0xN380 to 0xN39F	98
Table 93:: Receive Signaling Control Register 0-31 (RSCR 0-31)	Hex Address: 0xN3A0 to 0xN3BF	98
Table 94:: Receive Substitution Signaling Register 0-31 (RSSR 0-3	1) Hex Address 0xN3C0 to 0xN3DF	100
Table 95:: Receive Signaling Array Register 0 - 31 (RSAR 0-31)	Hex Address: 0xN500 to 0xN51F	100
Table 96:: LAPD Buffer 0 Control Register (LAPDBCR0)	Hex Address: 0xN600	101
Table 97:: LAPD Buffer 1 Control Register (LAPDBCR1)	Hex Address: 0xN700	102
Table 98:: PMON Receive Line Code Violation Counter MSB (RLC)	VCU) Hex Address: 0xN900	102
Table 99:: PMON Receive Line Code Violation Counter LSB (RLCV	(CL) Hex Address: 0xN901	103
Table 100:: PMON Receive Framing Alignment Bit Error Counter M	ISB (RFAECU) Hex Address: 0xN902	103
Table 101:: PMON Receive Framing Alignment Bit Error Counter LS	SB (RFAECL) Hex Address: 0xN903	103
Table 102:: PMON Receive Severely Errored Frame Counter (RSE	FC) Hex Address: 0xN904	104
Table 103:: PMON Receive CRC-4 Bit Error Counter - MSB (RSBB	ECU) Hex Address: 0xN905	104
Table 104:: PMON Receive CRC-4 Block Error Counter - LSB (RSE	BBECL) Hex Address: 0xN906	104
Table 105:: PMON Receive Far-End BLock Error Counter - MSB (Fi	RFEBECU) Hex Address: 0xN907	105
Table 106:: PMON Receive Far End Block Error Counter -LSB (RFI	EBECL) Hex Address: 0xN908	105
Table 107:: PMON Receive Slip Counter (RSC)	Hex Address: 0xN909	106
Table 108:: PMON Receive Loss of Frame Counter (RLFC)	Hex Address: 0xN90A	106
Table 109:: PMON Receive Change of Frame Alignment Counter (F	RCFAC) Hex Address: 0xN90B	106
Table 110:: PMON LAPD Frame Check Sequence Error Counter 1		107
Table 111:: PMON PRBS Bit Error Counter MSB (PBECU)	Hex Address: 0xN90D	107
Table 112:: PMON PRBS Bit Error Counter LSB (PBECL)	Hex Address: 0xN90E	107
Table 113:: PMON Transmit Slip Counter (TSC)	Hex Address: 0xN90F	
Table 114:: PMON Excessive Zero Violation Counter MSB (EZVCU	I) Hex Address: 0xN910	108
Table 115:: PMON Excessive Zero Violation Counter LSB (EZVCL)		108
Table 116:: SS7 FCS Error Counter Registers (SS7FCSECR) Hex		109
Table 117:: PMON Frame Check Sequence Error Counter 2 (LFCS		

XRT86VX38A



8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

Table 118:: PMON Frame Check Sequence Error Counter 3 (LFCSEC3)	Hex Address: 0xN92C	100
Table 119:: Block Interrupt Status Register (BISR)	Hex Address: 0xNB00	
Table 120:: Block Interrupt Status Register (BISR)	Hex Address: 0xNB00	
. ,		
Table 121:: Alarm & Error Interrupt Status Register (AEISR)	Hex Address: 0xNB02 Hex Address: 0xNB03	
Table 122:: Alarm & Error Interrupt Enable Register (AEIER)		
Table 123:: Framer Interrupt Status Register (FISR)	Hex Address: 0xNB04	
Table 124:: Framer Interrupt Enable Register (FIER)	Hex Address: 0xNB05	
Table 125:: Data Link Status Register 1 (DLSR1)	Hex Address: 0xNB06	
Table 126:: Data Link Interrupt Enable Register 1 (DLIER1)	Hex Address: 0xNB07	
Table 127:: Slip Buffer Interrupt Status Register (SBISR)	Hex Address: 0xNB08	128
Table 128:: Slip Buffer Interrupt Enable Register (SBIER)	Hex Address: 0xNB09	131
Table 129:: Receive Loopback Code Interrupt and Status Register (RLCISR)	Hex Address: 0xNB0A	133
Table 130:: Receive Loopback Code Interrupt Enable Register (RLCIER)	Hex Address: 0xNB0B	134
Table 131:: Receive SA Interrupt Status Register (RSAISR)	Hex Address: 0xNB0C	135
Table 132:: Receive SA Interrupt Enable Register (RSAIER)	Hex Address: 0xNB0D	
Table 133:: Excessive Zero Status Register (EXZSR)	Hex Address: 0xNB0E	
Table 134:: Excessive Zero Enable Register (EXZER)	Hex Address: 0xNB0F	
Table 135:: SS7 Status Register for LAPD1 (SS7SR1) Hex Address: 0xNB3		
Table 136:: SS7 Enable Register for LAPD1 (SS7ER1) Hex Address: 0xNB		
Table 137:: RxLOS/CRC Interrupt Status Register (RLCISR)	Hex Address: 0xNB12	
	Hex Address: 0xNB13	
Table 138:: RxLOS/CRC Interrupt Enable Register (RLCIER)		
Table 139:: Data Link Status Register 2 (DLSR2)	Hex Address: 0xNB16	
Table 140:: Data Link Interrupt Enable Register 2 (DLIER2)	Hex Address: 0xNB17	
,	18	
	19	
Table 143:: Data Link Status Register 3 (DLSR3)	Hex Address: 0xNB26	
Table 144:: Data Link Interrupt Enable Register 3 (DLIER3)	Hex Address: 0xNB27	
Table 145:: SS7 Status Register for LAPD3 (SS7SR3) Hex Address: 0xNB2	28	155
Table 146:: SS7 Enable Register for LAPD3 (SS7ER3) Hex Address: 0xNB	29	156
Table 147:: E1 BOC Interrupt Status Register (BOCISR 0xNB70h)		157
Table 148:: E1 BOC Interrupt Enable Register (BOCIER 0xNB71h)		158
Table 149:: E1 BOC Unstable Interrupt Status Register (BOCUISR 0xNB74h)		
Table 150:: E1 BOC Unstable Interrupt Enable Register (BOCUIER 0xNB75h)	160
Table 151:: LIU Channel Control Register 0 (LIUCCR0)	Hex Address: 0x0FN0	161
Table 151:: LIU Channel Control Register 0 (LIUCCR0) Table 152:: Equalizer Control and Transmit Line Build Out		163
Table 153:: LIU Channel Control Register 1 (LIUCCR1)	Hex Address: 0x0FN1	164
Table 154:: LIU Channel Control Register 2 (LIUCCR2)	Hex Address: 0x0x0FN2	
Table 155:: LIU Channel Control Register 3 (LIUCCR3)	Hex Address: 0x0FN3	
Table 156:: LIU Channel Control Interrupt Enable Register (LIUCCIER)	Hex Address: 0x0FN4	
Table 157:: LIU Channel Control Status Register (LIUCCSR)	Hex Address: 0x0FN5	
	Hex Address: 0x0FN6	
Table 158:: LIU Channel Control Interrupt Status Register (LIUCCISR)		
Table 159:: LIU Channel Control Cable Loss Register (LIUCCCCR)	Hex Address: 0x0FN7	
Table 160:: LIU Channel Control Arbitrary Register 1 (LIUCCAR1)	Hex Address: 0x0FN8	
Table 161:: LIU Channel Control Arbitrary Register 2 (LIUCCAR2)	Hex Address: 0x0FN9	
Table 162:: LIU Channel Control Arbitrary Register 3 (LIUCCAR3)	Hex Address: 0x0FNA	
Table 163:: LIU Channel Control Arbitrary Register 4 (LIUCCAR4)	Hex Address:0x0FNB	
Table 165:: LIU Channel Control Arbitrary Register 6 (LIUCCAR6)	Hex Address: 0x0FND	
Table 166:: LIU Channel Control Arbitrary Register 7 (LIUCCAR7)	Hex Address: 0x0FNE	
Table 164:: LIU Channel Control Arbitrary Register 5 (LIUCCAR5)	Hex Address: 0x0FNC	1 <i>7</i> 9
Table 168:: LIU Global Control Register 0 (LIUGCR0)	Hex Address: 0x0FE0	180
Table 167:: LIU Channel Control Arbitrary Register 8 (LIUCCAR8)	Hex Address:0x0FNF	180
Table 169:: LIU Global Control Register 1 (LIUGCR1)	Hex Address: 0x0FE1	
Table 170:: LIU Global Control Register 2 (LIUGCR2)	Hex Address: 0x0FE2	
Table 171:: LIU Global Control Register 3 (LIUGCR3)	Hex Address: 0x0FE4	
Table 172:: LIU Global Control Register 4 (LIUGCR4)	Hex Address: 0x0FE9	
Table 173:: LIU Global Control Register 5 (LIUGCR5)	Hex Address: 0x0FEA	
Table 174:: LIU Transmit BITS Enable (LIUTXBITSEN)	Hex Address: 0x0FF0	
Table 175:: LIU Receive BITS Enable (LIURXBITSEN)	Hex Address: 0x0FF1	
. ab. c b. c i locoiro bi i o Eliabio (Eloi Mbi i OEIV)	TION TIGUTOSS. UNUT I I	

DESCRIPTION OF THE CONTROL REGISTERS - E1 MODE

All address on this register description is shown in HEX format.

TABLE 1: REGISTER SUMMARY

Function	SYMBOL	HEX					
Control Registers (0xN100 - 0xN1FF)							
Clock and Select Register	CSR	0xN100					
Line Interface Control Register	LICR	0xN101					
General Purpose Input/Output Control 0	GPIOCR0	0x0102					
General Purpose Input/Output Control 1	GPIOCR1	0x4102					
Reserved	-	0xN103 - 0xN106					
Framing Select Register	FSR	0xN107					
Alarm Generation Register	AGR	0xN108					
Synchronization MUX Register	SMR	0xN109					
Transmit Signaling and Data Link Select Register	TSDLSR	0xN10A					
Framing Control Register	FCR	0xN10B					
Receive Signaling & Data Link Select Register	RSDLSR	0xN10C					
Receive Signaling Change Register 0	RSCR0	0xN10D					
Receive Signaling Change Register 1	RSCR1	0xN10E					
Receive Signaling Change Register 2	RSCR2	0xN10F					
Receive Signaling Change Register 3	RSCR3	0xN0xN110					
Receive National Bits Register	RNBR	0xN111					
Receive Extra Bits Register	REBR	0xN112					
Data Link Control Register 1	DLCR1	0xN113					
Transmit Data Link Byte Count Register 1	TDLBCR1	0xN114					
Receive Data Link Byte Count Register 1	RDLBCR1	0xN115					
Slip Buffer Control Register	SBCR	0xN116					
FIFO Latency Register	FIFOLR	0xN117					
DMA 0 (Write) Configuration Register	D0WCR	0xN118					
DMA 1 (Read) Configuration Register	D1RCR	0xN119					
Interrupt Control Register	ICR	0xN11A					
LAPD Select Register	LAPDSR	0xN11B					
Reserved - T1 mode only	-	0xN11C					
Performance Report Control Register	PRCR	0xN11D					
Gapped Clock Control Register	GCCR	0xN11E					
Transmit Interface Control Register	TICR	0xN120					





TABLE 1: REGISTER SUMMARY

FUNCTION	SYMBOL	HEX
BERT Control & Status Register 0	BERTCSR0	0xN121
Receive Interface Control Register	RICR	0xN122
BERT Control & Status Register 1	BERTCSR1	0xN123
For T1 mode only	-	0xN124 - 0xN127
Defect Detection Enable Register	DDER	0xN129
Transmit Sa Select Register	TSASR	0xN130
Transmit Sa Auto Control Register 1	TSACR1	0xN131
Transmit Sa Auto Control Register 2	TSACR2	0xN132
Transmit Sa4 Register	TSA4R	0xN133
Transmit Sa5 Register	TSA5R	0xN134
Transmit Sa6 Register	TSA6R	0xN135
Transmit Sa7 Register	TSA7R	0xN136
Transmit Sa8 Register	TSA8R	0xN137
Transmit SS7 Link Status Signal Unit (LSSU) SF1 Registers	TSS7LSSUSF1R	0xN138 - 0xN13A
Receive Sa4 Register	RSA4R	0xN13B
Receive Sa5 Register	RSA5R	0xN13C
Receive Sa6 Register	RSA6R	0xN13D
Receive Sa7 Register	RSA7R	0xN13E
Receive Sa8 Register	RSA8R	0xN13F
Reserved - T1 mode only	-	0xN142
Data Link Control Register 2	DLCR2	0xN143
Transmit Data Link Byte Count Register 2	TDLBCR2	0xN144
Receive Data Link Byte Count Register 2	RDLBCR2	0xN145
Transmit SS7 Minimum Flag Count Register	TSS7MFCR	0xN152
Data Link Control Register 3	DLCR3	0xN153
Transmit Data Link Byte Count Register 3	TDLBCR3	0xN154
Receive Data Link Byte Count Register 3	RDLBCR3	0xN155
Transmit SS7 Control Register 0	TSS7CR0	0xN159 - 0xN15B
Transmit SS7 Control Register 1	TSS7CR1	0xN15C - 0xN15E
BERT Control Register	BCR	0xN163
SSM BOC Control Register	BOCCR	0xN170
Receive SSM Register	RSSMR	0xN171
Receive SSM Match 1 Register	RSSMMR1	0xN172

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 1: REGISTER SUMMARY

Function	SYMBOL	Hex					
Receive SSM Match 2 Register	RSSMMR2	0xN173					
Receive SSM Match 3 Register	RSSMMR3	0xN174					
Transmit SSM Register	TSSMR	0xN175					
Transmit SSM Byte Count Register	TSSMBCR	0xN176					
Receive FAS Si Register	RFASSIR	0xN177					
Transmit FAS Si Register	TFASSIR	0xN178					
Transmit SS7 Forward Sequence Number (FSN) Register	TSS7FSNR	0xN17A - 0xN17C					
Transmit SS7 Backward Sequence Number (BSN) Register	TSS7BSNR	0xN17D - 0xN17F					
Receive DS-0 Monitor Registers	RDS0MR	0xN15F - 0xN1CF					
Transmit DS-0 Monitor Registers	TDS0MR	0xN1D0 - 0xN1EF					
Transmit SS7 Length Indicator (LI) Registers	TSS7LIR	0xN1F0 - 0xN1F2					
Transmit SS7 Link Status Signal Unit (LSSU) SF0 Registers	TSS7LSSUSF0R	0xN1F3 - 0xN1F5					
Receive SS7 RxSOT Delay Count Register	RSS7RXSOTDCR	0xN1F6					
Transmit Alarm Test Register	TATR	0xN1FB					
Device ID Register	DEVID	0x01FE					
Revision Number Register	REVID	0x01FF					
Time Slot (payload) Control (0xN300 - 0xN3FF)							
Transmit Channel Control Register 0-31	TCCR 0-31	0xN300 - 0xN31F					
User Code Register 0-31	TUCR 0-31	0xN320 - 0xN33F					
Transmit Signaling Control Register 0 -31	TSCR 0-31	0xN340 - 0xN35F					
Receive Channel Control Register 0-31	RCCR 0-31	0xN360 - 0xN37F					
Receive User Code Register 0-31	RUCR 0-31	0xN380 - 0xN39F					
Receive Signaling Control Register 0-31	RSCR 0-31	0xN3A0 - 0xN3BF					
Receive Substitution Signaling Register 0-31	RSSR 0-31	0xN3C0 - 0xN3DF					
Receive Signaling Array (0xN500 - 0xN51F)							
Receive Signaling Array Register 0	RSAR0-31	0xN500 - 0xN51F					
LAPDn Buffer 0							



FUNCTION



OMBO - E1 REGISTER I TABLE 1: REGISTER SUMI		A New Direction in Mixed-Signal REV. 1.0.0
	SYMBOL	HEX
	LAPDBCR0	0xN600 - 0xN660

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 1: REGISTER SUMMARY

Function	SYMBOL	HEX
Framer Interrupt Status Register	FISR	0xNB04
Framer Interrupt Enable Register	FIER	0xNB05
Data Link Status Register 1	DLSR1	0xNB06
Data Link Interrupt Enable Register 1	DLIER1	0xNB07
Slip Buffer Interrupt Status Register	SBISR	0xNB08
Slip Buffer Interrupt Enable Register	SBIER	0xNB09
Receive Loopback code Interrupt and Status Register	RLCISR	0xNB0A
Receive Loopback code Interrupt Enable Register	RLCIER	0xNB0B
Receive SA (Sa6) Interrupt Status Register	RSAISR	0xNB0C
Receive SA (Sa6) Interrupt Enable Register	RSAIER	0xNB0D
Excessive Zero Status Register	EXZSR	0xNB0E
Excessive Zero Enable Register	EXZER	0xNB0F
SS7 Status Register for LAPD 1	SS7SR1	0xNB10
SS7 Enable Register for LAPD 1	SS7ER1	0xNB11
RxLOS/CRC Interrupt Status Register	RLCISR	0xNB12
RxLOS/CRC Interrupt Enable Register	RLCIER	0xNB13
Data Link Status Register 2	DLSR2	0xNB16
Data Link Interrupt Enable Register 2	DLIER2	0xNB17
SS7 Status Register for LAPD 2	SS7SR2	0xNB18
SS7 Enable Register for LAPD 2	SS7ER2	0xNB19
Data Link Status Register 3	DLSR3	0xNB26
Data Link Interrupt Enable Register 3	DLIER3	0xNB27
SS7 Status Register for LAPD 3	SS7SR3	0xNB28
SS7 Enable Register for LAPD 3	SS7ER3	0xNB29
Reserved - T1 mode only	CIAIER	0xNB40 - 0xNB41
E1 BOC Interrupt Status Register	BOCISR	0xNB70
E1 BOC Interrupt Enable Register	BOCIER	0xNB71
Reserved		0xNB72
Reserved		0xNB73
E1 BOC Unstable Interrupt Status Register	BOCUSR	0xNB74
E1 BOC Unstable Interrupt Enable Register	BOCUER	0xNB75
LIU Register Summary - Channel Control Registers		
LIU Channel Control Register 0	LIUCCR0	0x0FN0





REV. 1.0.0

TABLE 1: REGISTER SUMMARY

Function	SYMBOL	HEX
LIU Channel Control Register 1	LIUCCR1	0x0FN1
LIU Channel Control Register 2	LIUCCR2	0x0FN2
LIU Channel Control Register 3	LIUCCR3	0x0FN3
LIU Channel Control Interrupt Enable Register	LIUCCIER	0x0FN4
LIU Channel Control Status Register	LIUCCSR	0x0FN5
LIU Channel Control Interrupt Status Register	LIUCCISR	0x0FN6
LIU Channel Control Cable Loss Register	LIUCCCCR	0x0FN7
LIU Channel Control Arbitrary Register 1	LIUCCAR1	0x0FN8
LIU Channel Control Arbitrary Register 2	LIUCCAR2	0x0FN9
LIU Channel Control Arbitrary Register 3	LIUCCAR3	00x0FNA
LIU Channel Control Arbitrary Register 4	LIUCCAR4	0x0FNB
LIU Channel Control Arbitrary Register 5	LIUCCAR5	0x0FNC
LIU Channel Control Arbitrary Register 6	LIUCCAR6	0x0FND
LIU Channel Control Arbitrary Register 7	LIUCCAR7	0x0FNE
LIU Channel Control Arbitrary Register 8	LIUCCAR8	0x0FNF
Reserved	-	0x0F80 - 0x0FDF
LIU Register Summary - Global Control Registers		
LIU Global Control Register 0	LIUGCR0	0x0FE0
LIU Global Control Register 1	LIUGCR1	0x0FE1
LIU Global Control Register 2	LIUGCR2	0x0FE2
LIU Global Control Register 3	LIUGCR3	0x0FE4
LIU Global Control Register 4	LIUGCR4	0x0FE9
LIU Global Control Register 5	LIUGCR5	0x0FEA
Reserved	-	0x0FEB - 0x0FEF
LIU Register Summary - BITS Enable Registers		
LIU Transmit BITS Enable	LIUTXBITSEN	0x0FF0
LIU Receive BITS Enable	LIURXBITSEN	0x0FF1
Reserved	-	0x0FF2 - 0x0FFF



1.0 REGISTER DESCRIPTIONS - E1 MODE

All address on this register description is shown in HEX format.

TABLE 2: CLOCK SELECT REGISTER (CSR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	LCV Insert	R/W	0	Line Code Violation Insertion This bit is used to force a Line Code Violation (LCV) on the transmit output of TTIP/TRING. A "0" to "1" transition on this bit will cause a single LCV to be inserted on the transmit output of TTIP/TRING.
6	Set T1 Mode	R/W	0	T1/E1 Mode select This bit is used to program the individual channel to operate in either T1 or E1 mode. 0 = Configures the selected channel to operate in E1 mode. 1 = Configures the selected channel to operate in T1 mode.
5	Sync All Transmitters to 8kHz	R/W	0	Sync All Transmit Framers to 8kHz This bit permits the user to configure the Transmit E1 Framer block to synchronize its "transmit output" frame alignment with the 8kHz signal that is derived from the MCLK PLL, as described below. 0 - Disables the "Sync all Transmit Framers to 8kHz" feature. 1 - Enables the "Sync all Transmit Framers to 8kHz" feature. Note: This bit is only active if the MCLK PLL is used as the "Timing Source" for the Transmit E1 Framer" blocks. CSS[1:0] of this register allows users to select the transmit source of the framer.
4	Clock Loss Detect	R/W	1	Clock Loss Detect Enable/Disable Select This bit enables a clock loss protection feature for the Framer whenever the recovered line clock is used as the timing source for the transmit section. If the LIU loses clock recovery, the Clock Distribution Block will detect this occurrence and automatically begin to use the internal clock derived from MCLK PLL as the Transmit source, until the LIU is able to regain clock recovery. 0 = Disables the clock loss protection feature. 1 = Enables the clock loss protection feature. Note: This bit needs to be enabled in order to detect the clock loss detection interrupt status (address: 0xNB00, bit 5)
3:2	Reserved	R/W	00	Reserved

XRT86VX38A





TABLE 2: CLOCK SELECT REGISTER (CSR)

HEX ADDRESS: 0xN100

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION		
1:0	CSS[1:0]	R/W	01	Clock Source Select These bits select the timing source for the Transmit E1 Framer block. These bits can also determine the direction of TxSERCLK, TxSYNC, and TxMSYNC in base rate operation mode (2.048MHz Clock mode). In Base Rate (2.048MHz Clock Mode):			
				CSS[1:0]	TRANSMIT SOURCE FOR THE TRANSMIT E1 FRAMER BLOCK	DIRECTION OF TXSERCLK	
				00/11	Loop Timing Mode The recovered line clock is chosen as the timing source.	Output	
				01	External Timing Mode The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source.	Input	
				10	Internal Timing Mode The MCLK PLL is chosen as the timing source.	Output	
				Note: TxSYNC/TxMSYNC can be programmed as input or output depending on the setting of SYNC INV bit in Register Address 0xN109, bit 4. Please see Register Description for the Synchronization Mux Register (SMR - 0xN109).			
				Notes: In High-Speed or multiplexed modes, TxSERCLK, TxSYNC, and TxMSYNC are all configured as INPUTS only.			

3:2 Reserved

R/W

0

Reserved

TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

Віт	FUNCTION	Түре	DEFAULT		Description-Operation	
7	FORCE_LOS	R/W	0	This bit perm (within the chequipment, a 0 - Configure	mit LOS (To the Line Side) its the user to configure the transmit direction circuitry nannel) to transmit the LOS pattern to the remote terminal as described below. s the transmit direction circuitry to transmit "normal" traffic as the transmit direction circuitry to transmit the LOS	
6	SR	R/W	0	Single Rail Mode This bit can only be set if the LIU Block is also set to single rail mode. See Register 0xNFE0, bit 7. 0 - Dual Rail 1 - Single Rail		
5:4	LB[1:0]	R/W	O0 Framer Loopback Selection These bits are used to select any of the following loop-back mode the framer section. For LIU loopback modes, see the LIU configur registers.			
				LB[1:0]	TYPES OF LOOPBACK SELECTED	
				00	Normal Mode (No LoopBack)	
				01	Framer Local LoopBack: When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM out- put data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface.	
				10	Framer Far-End (Remote) Line LoopBack: When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/Encoder circuitry before returning to the line interface.	
				11	Framer Payload LoopBack: When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing.	

XRT86VX38A





REV. 1.0.0
HEX ADDRESS: 0xN101

TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	Encode B8ZS	R/W	0	Encode AMI or B8ZS/HDB3 Line Code Select This bit enables or disables the B8ZS/HDB3 encoder on the transmit path. 0 = Enables the B8ZS encoder. 1 = Disables the B8ZS encoder. Note: When B8ZS encoder is disabled, AMI line code is used.
0	Decode AMI/B8ZS	R/W	0	Decode AMI or B8ZS/HDB3 Line Code Select This bit enables or disables the B8ZS/HDB3 decoder on the receive path. 0 = Enables the B8ZS decoder. 1 = Disables the B8ZS decoder. Note: When B8ZS decoder is disabled, AMI line code is received.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 4: GENERAL PURPOSE INPUT/OUTPUT 0 CONTROL REGISTER(GPIOCR0)


Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION	
7-4	GPIO0_3DIR GPIO0_2DIR GPIO0_1DIR GPIO0_0DIR	R/W	1111	 GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 Direction These bits permit the user to define the General Purpose I/O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 as either Input pins or Output pins, as described below. 0 - Configures GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 to function as input pins. 1 - Configures GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 to function as output pins. 1. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0) within this register. 2. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0 (GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0) within this register. 	
3-0	GPIO0_3 GPIO0_2 GPIO0_1 GPIO0_0	R/W	0000	GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 Control The exact function of this bit depends upon whether General Purpose I/O Pins, GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 have been configured to function as input or output pins, as described below. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits. Note: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin. If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins: If GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 are configured to function as output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits. Note: GPIO0_3/GPIO0_2/GPIO0_1/GPIO0_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPIO0_3DIR/GPIO0_2DIR/GPIO0_1DIR/GPIO0_0DIR) within this register.	



REV. 1.0.0

TABLE 5: GENERAL PURPOSE INPUT/OUTPUT 1 CONTROL REGISTER(GPIOCR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	GPIO1_3DIR GPIO1_2DIR GPIO1_1DIR GPIO1_0DIR	R/W	0000	 GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 Direction These bits permit the user to define the General Purpose I/O Pins, GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 as either Input pins or Output pins, as described below. 0 - Configures GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 to function as input pins. 1 - Configures GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 to function as output pins. 1. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0) within this register. 2. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0 (GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0) within this register.
3-0	GPIO1_3 GPIO1_2 GPIO1_1 GPIO1_0	R/W	0000	GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 Control The exact function of this bit depends upon whether General Purpose I/O Pins, GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 have been configured to function as input or output pins, as described below. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins: If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits. Note: If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins: If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits. Note: GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPIO1_3DIR/GPIO1_2DIR/GPIO1_1DIR/GPIO1_0DIR) within this register.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

8600

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	G.706 Annex B CRC-4 Calcula- tion Enable	R/W	0	G.706 Annex B CRC-4 Calculation Enable This bit configures the E1 Receive Framer Block to be compliant with ITU-T G.706 Annex B for CRC-to-non-CRC interworking detection. If Annex B is enabled, G.706 Annex B CRC-4 multiframe alignment algorithm is implemented. If CRC-4 alignment is enabled and not achieved in 400msec while the basic frame alignment signal is present, it is assumed that the remote end is a non CRC-4 equipment. A CRC-to-Non-CRC interworking interrupt will be generated. The CRC-to-Non-CRC interworking interrupt Status can be read from Register Address 0xNB0A. 0 - Configures the Receive E1 Framer block to NOT support the "G.706 Annex B" CRC-4 Multiframe Alignment algorithm. 1 - Configures the Receive E1 Framer block to support the "G.706 Annex B" CRC-4 Multiframe Alignment algorithm.
6	Transmit CRC-4 Error	R/W	0	Transmit CRC-4 Error This bit is used to force a continuous errored CRC pattern in the outbound CRC multiframe to be sent on the transmission line. The Transmit E1 Framer Block will implement this error by inverting the value of CRC bit (C1). 0 = Disables the Transmit E1 Framer Block to transmit errored CRC bit. 1 = Forces the Transmit E1 Framer Block to transmit continuous errored CRC bit. Note: This bit is ignored if CRC multi-Framing is disabled.





REV. 1.0.0

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
5-4	CAS MF Align Sel[1:0]	R/W	00	These bits allo	me Alignment Declaration Algorithm Select[1:0] by the user to select which CAS Multiframe Alignment Decla- m the Receive E1 Framer block will employ, according to the
				CAS MF ALIGN SEL[1:0]	CAS MULTIFRAME ALIGNMENT DECLARATION ALGORITHM SELECTED
				00/11	CAS Multiframe Alignment is Disabled
				01	The "16-Frame" Algorithm If this alignment algorithm is selected, then the Receive E1 Framer block will monitor the 16th timeslot of each incoming E1 frame and will declare CAS Multiframe alignment (e.g., clear the Loss of CAS Multiframe" defect) condition; anytime that it detects 15 consecutive E1 frames in which bits 1 - 4 (of timeslot 16) do not contain the "CAS Multiframe Alignment" pattern; which is immediately followed by an E1 frame that DOES contain the "CAS Multiframe Alignment" pattern.
				10	The "2-Frame" (ITU-T G.732) Algorithm If this alignment algorithm is selected, then the Receive E1 Framer block will monitor the 16th timeslot of each incoming E1 frame and will declare CAS Multiframe alignment (e.g., clear the Loss of CAS Multiframe" defect) condition; anytime that it detects a single E1 frame in which bits 1 - 4 (of timeslot 16) do not contain the "CAS Multiframe Alignment" pattern; which is immediately followed by an E1 frame that DOES contain the "CAS Multiframe Alignment" pattern.
				uses condit	formation on the criteria that the Receive E1 Framer block in order to declare the "Loss of CAS Multiframe" defect ion, please see register description for the Framing Control ter (FCR - address 0xN10B)

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION		
3-2	CRC MF Align Sel[1:0]	R/W	00	CRC Multiframe Alignment Declaration Criteria Select [1:0] These two bits allow the user to select which CRC-Multiframe Alignment Declaration criteria the Receive E1 Framer block will employ. The Receive E1 Framer block will check for CRC Multiframe Alignment by checking the incoming E1 data-stream and determining whether the international bits (bi 1 of timeslot 0) of non-FAS frames match the CRC multiframe alignment pattern (0,0,1,0,1,1,E1,E2). The table below provides more details on the three different CRC Multiframe Alignment Declaration Criteria.			
				CRC MF ALIGN SEL [1:0]	CRC MULTIFRAME ALIGNMENT DECLARATION CRITERIA SELECTED		
				00	CRC Multiframe Alignment is Disabled		
				01	CRC Multiframe Alignment is Enabled. Alignment is declared if at least 1 valid CRC multiframe alignment signal (0,0,1,0,1,1,E1,E2) is observed within 8ms.		
				10	CRC Multiframe Alignment is Enabled. Alignment is declared if at least 2 valid CRC multiframe alignment signals (0,0,1,0,1,1,E1,E2) are observed within 8ms.		
				11	CRC Multiframe Alignment is Enabled. Alignment is declared if at least 3 valid CRC multiframe alignment signals (0,0,1,0,1,1,E1,E2) are observed within 8ms.		
				uses to condition	rmation on the criteria that the Receive E1 Framer block declare the "Loss of CRC Multiframe Alignment" defect n, please see register description for the Framing Control r (FCR - 0xN10B)		
1	Additional Frame Check Enable - FAS	R/W	0	This bit permits to form some "adding "FAS Frame Receive E1 Frame E1 frames, prior 0 - Disables this	the Check Enable - FAS Frame Alignment Declaration the user to configure the Receive E1 Framer block to pertional FAS frame synchronization checking" prior to declar-Alignment". If the user implements this feature, then the mer block will perform some more testing on two additional to declaring the "FAS Frame Alignment" condition. additional FAS frame checking.		





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

REV. 1.0.0
HEX ADDRESS: 0xN107

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
0	FAS Frame Align	R/W	0	FAS Alignment Declaration Algorithm Select
	Sel			This bit specifies which algorithm the Receive E1 Framer block uses in its search for the FAS Alignment.
				0 = Selects the FAS Alignment Algorithm 1
				1 = Selects the FAS Alignment Algorithm 2
				FAS Alignment Algorithm 1
				If the Receive E1 Framer block has been configured to use "FAS Alignment Algorithm # 1", then it will acquire FAS alignment by performing the following three steps:
				Step 1 - The Receive E1 Framer block begins by searching for the correct 7-bit FAS pattern. Go to Step 2 if found.
				Step 2 - Check if the FAS is absent in the following frame by verifying that bit 2 of the assumed timeslot 0 of the Non-FAS frame is a one. Go back to Step 1 if failed, otherwise, go to step 3.
				Step 3 - Check if the FAS is present in the assumed timeslot 0 of the third frame. Go back to Step 1 if failed.
				After the first three steps (if they all passed), the Receive E1 Framer Block will declare FAS in SYNC if Frame Check Sequence (Bit 1 of this register) is disabled. If Frame Check Sequence (Bit 1 of this register) is enabled, then the Receive E1 Framer Block will need to verify the correct frame alignment for an additional two frames.
				FAS Alignment Algorithm 2
				If the Receive E1 Framer block has been configured to support "FAS Alignment Algorithm # 2, then it will perform the following 3 steps in order to acquire and declare FAS Frame Alignment with the incoming E1 data-stream. Algorithm 2 is similar to Algorithm 1 but adds a one-frame hold off time after the second step fails. After the second step fails, it waits for the next assumed FAS in the next frame before it begins the new search for the correct FAS pattern.
				Step 1 - Algorithm 1 begins by searching for the correct 7-bit FAS pattern. Go to Step 2 if found.
				Step 2 - Check if the FAS is absent in the following frame by verifying that bit 2 of the assumed timeslot 0 of the Non-FAS frame is a one. Go back to Step 4 if failed, otherwise, go to step 3.
				Step 3 - Check if the FAS is present in the assumed timeslot 0 of the third frame. Go back to Step 1 if failed, otherwise, proceed to check for Frame Check Sequence.
				Step 4 - Wait for assumed FAS in the next frame, then go back to Step 1 After the first three steps (if they all passed), the Receive E1 Framer Block will declare FAS in SYNC if Frame Check Sequence (Bit 1 of this register) is disabled. If Frame Check Sequence (Bit 1 of this register) is enabled, then the Receive E1 Framer Block will need to verify the correct frame alignment for an additional two frames.

TABLE 7: ALARM GENERATION REGISTER (AGR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION		
7	Transmit AUXP Pattern	R/W	0	Transmit Auxiliary (AUXP) Pattern This bit permits the user to command the Transmit E1 Framer block to transmit the AUXP Pattern to the remote terminal equipment, as depicted below. 0 - Configures the Transmit E1 Framer block to NOT transmit the AUXP Pattern (which is an unframed, repeating 1010 pattern). 1 - Configures the Transmit E1 Framer block to transmit the AUXP Pattern. The device also supports AUXP pattern detection, please read register (address 0xNB0A) for more detail.			
6	Loss of Frame Declaration Crite- ria	R/W	0	Loss of Frame Declaration Criteria This bit permits the user to select the "Loss of Frame Declaration Criteria" for the Receive E1 Framer block, as depicted below. 0 = Loss of Frame is declared immediately if either CRC Multiframe Alignment or FAS Alignment is lost. 1 = Loss of Frame is declared immediately if FAS Alignment is lost. If CRC Multiframe Alignment is lost for more than 8ms, E1 receive framer will force a frame search.			
5-4	Transmit YEL And Multi-YEL[1:0]	R/W	00	Yellow Alarm and Multiframe Yellow Alarm Generation [1:0] These bits activate or deactivate the transmission of yellow and multi yellow alarm. The Yellow alarm and multiframe Yellow alarm can be to transmit as'1', or be inserted upon detection of loss of alignment. decoding of these bits are explained as follows: YEL[1:0] YELLOW ALARM TRANSMITTED			
				00/10	Yellow Alarm and Multiframe Yellow Alarm transmission is disabled.		
				11	Automatic Transmission of Yellow and CAS Multiframe Yellow Alarms are enabled, as described below: 1. Whenever the Receive E1 Framer block declares the LOF (Loss of FAS Framing) defect condition: The corresponding Transmit E1 Framer block will automatically transmit the Yellow Alarm indicator (by setting Bit 3 of Time-Slot 0, within the non-FAS frames) to 1" whenever (and for the duration that) the Receive E1 Framer block declares the LOF defect condition. 2. Whenever the Receive E1 Framer block declares the "Loss of CAS Multiframe Alignment" defect condition: The corresponding Transmit E1 Framer block will automatically transmit the CAS Multiframe Yellow Alarm indicator (by setting Bit 6 within "Frame 0" of Time-slot 16) to "1" whenever (and for the duration that) the Receive E1 Framer block declares the Loss of CAS Multiframe Defect condition. Force Transmission of Yellow and Multiframe Yellow Alarm Both Yellow and Multiframe Yellow Alarm are transmitted as '1' when this is enabled.		





REV. 1.0.0

TABLE 7: ALARM GENERATION REGISTER (AGR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION		
3-2	Transmit AIS Pattern Select[1:0]	R/W	00	Types of AIS Pattern Generation Select These bits permit the user to do the following. a. To select the type of AIS Pattern that the Transmit E1 Framer block variansmit. b. To force (via Software-control) the transmission of the "selected" AIS Pattern.			
				AISG[1:0]	Types of AIS Pattern Transmitted		
				00	Transmission of AIS Indicator is Disabled The Transmit E1 Framer block will transmit "normal" E1 traffic to the remote terminal equipment.		
				01	Unframed AIS alarm Transmit E1 Framer block will transmit an Unframed All Ones Pattern, as an AIS Pattern.		
				10	The AIS-16 Pattern In this case, Time-slot 16 (within each outbound E1 frame) will be set to an "All Ones" Pattern.		
				11	Framed AIS alarm Transmit E1 Framer block will transmit a Framed All Ones Pattern, as an AIS Pattern.		
				Note: For "nori	mal" operation, the user should set these bits to "[0, 0]	".	
1-0	AIS Defect Declaration Criteria[1:0]	R/W	00	AIS Defect Declaration Criteria[1:0]: These bits permit the user to specify the types of AIS Patterns that the Receive E1 Framer block must detect before it will declare the AIS defect condition.			
				AISD[1:0]	AIS Defect Declaration Criteria		
				00	AIS Defect Condition will NOT be declared.		
				01	Receive E1 Framer block will detect both Unframed and Framed AIS pattern		
				10	Receive E1 Framer block will detect AIS16 (Time Slot 16 AIS) pattern*.		
				11	Receive E1 Framer block will detect only Framed AIS pattern		

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 8: SYNCHRONIZATION MUX REGISTER (SMR)

FUNCTION TYPE DEFAULT Віт **DESCRIPTION-OPERATION** E Bit Source Sel[1:0] R/W 00 7-6 Source for E bits [1:0] These bits permit the user to specify the source of the E-bits, within each outbound E1 frame, as depicted below. ESRC[1:0] Source for E-BITS 00 The corresponding Receive E1 Framer block: In this case, the E-bits will be used to indicate whether the Receive E1 Framer block has detected a CRC error within the most recently received Sub-Multiframe. The Receive E1 Framer will indicate a received errored sub-multiframe by setting the binary state of E bit from '1' to '0' for each errored sub-multiframe. 01 All E bits (within the outbound E1 data-stream) are set to "0". All E bits (within the outbound E1 data-stream) are 10 set to "1". 11 The outgoing E bits will be used to carry data link information. NOTE: This bit is only active if the Transmit E1 Framer block has been configured to internally generate and insert the various Framing Alignment bits within the outbound E1 data-stream. In other words, whenever the "Framing Alignment Pattern Source Select" bit (within Bit 0 of this Register) is set to "0". **MSYNC** 0 R/W Transmit CRC Multi Frame Boundary This bit provides an option to use the transmit single frame boundary (TxSYNC) as the transmit multi-frame boundary (TxMSYNC) in high speed or multiplexed modes. In 2.048MHz clock mode (base rate), the TxMSYNC is used as the transmit CRC Multi frame boundary, in other clock modes (i.e. high speed or multiplexed modes), TxM-SYNC is used as an input transmit clock for the backplane interface. 0 = Configures the TxSYNC as a single frame boundary. 1 = Configures the TxSYNC as a CRC Multi frame boundary (TxM-SYNC) in high-speed or multiplexed mode. NOTE: This bit is not used in base rate (2.048MHz Clock) mode.





REV. 1.0.0

HEX ADDRESS: 0xN109

TABLE 8: SYNCHRONIZATION MUX REGISTER (SMR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
4	Transmit Frame Sync Select			Equipment or th mit E1 Framer be the very next E1 lowing will be true. 1. The corresponds input pins. 2. The Transmit E1 frame whence pin "high" (via the 3. The Transmit CRC Multiframe	the user to configure the System-Side Terminal e E1 Transmit Framer to dictate whenever the Trans- block will initiate its generation and transmission of frame. If the system side controls, then all of the fol- ue. nding TxSync_n and TxMSync_n pins will function E1 Framer block will initiate its generation of a new ever it samples the corresponding "TxSync_n" input the TxSerClk_n input clock signal). E1 Framer block will initiate its generation of a new ever whenever it samples the corresponding
				frame boundary depending on we the transmit sector of the transmit s	put pin "high". be used to select the direction of the transmit single (TxSYNC) and multi-frame boundary (TxMSYNC) hether TxSERCLK is chosen as the timing source for tion of the framer. (CSS[1:0] = 01 in register 0xN100) is chosen as the timing source: TxSYNC and TxMSYNC as inputs. (System Side TxSYNC and TxMSYNC as outputs. (Chip Controls) is chosen as the timing source: TxSYNC and TxMSYNC as outputs. (Chip Controls) is cred Line Clock, MCLK PLL is chosen as the timing transmit clock if CSS[1:0] of the control of the cont
3-2	Data Link Source R/W 00 Select [1:0]	00	will be inserted i	used to specify the source of the Data Link bits that in the outbound E1 frames. The table below ree different sources from which the Data Link bits	
				00/11	TxSER Input - The transmit serial input from the transmit payload data input block will be the source for data link bits
				01	Transmit HDLC Controller - The Transmit HDLC Controller will generate either BOS (Bit Oriented Signaling) or MOS (Message Oriented Signaling) messages which will be inserted into the Data Link bits in the outbound E1frames.
				10	TxOH Input - The Transmit Overhead data Input Port will be the source for the Data Link bits.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 8: SYNCHRONIZATION MUX REGISTER (SMR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	CRC-4 Bits Source Sel	R/W	0	CRC-4 Bits Source Select This bit permits the user to specify the source of the CRC-4 bits, within the outbound E1 data-stream, as depicted below. 0 - Configures the Transmit E1 Framer block to internally compute and insert the CRC-4 bits within the outbound E1 data-stream. 1 - Configures the Transmit E1 Framer block to externally accept data from the TxSer_n input pin, and to insert this data into the CRC-4 bits within the outbound E1 data-stream. Note: This bit is ignored if CRC Multiframe Alignment is disabled
0	Framing Alignment Pattern Source Select	R/W	0	Framing Alignment Pattern Source Select This bit permits the user to specify the source of the various "Framing Alignment" bits (which includes the FAS bits, the CRC Multiframe Alignment bits, the E and A bits). 0 - Configures the Transmit E1 Framer block to internally generate and insert these various framing alignment bits into the outbound E1 data-stream. 1 - Configures the Transmit E1 Framer block to externally accept data from the TxSer_n input pin, and to insert this data into the FAS, CRC Multiframe, E and A bits within the outbound E1 data-stream. Note: Users can specify the source for E-bits in register bits 6-7 within this register if Transmit E1 Framer is configured to internally generate the various framing alignment bits (i.e. this bit set to'0').





REV. 1.0.0

TABLE 9: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0xN10A

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSa8ENB	R/W	0	Transmit Sa8 Enable This bit specifies if the Sa8 bits (bit 7 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. 0 = Sa8 will NOT be used to transport Data Link Information. Sa8 bits will be set to "1" within the outbound E1 data-stream if the Sa8 bits are inserted from the transmit serial input. 1 = Sa8 WILL be used to transport Data Link Information. Sa8 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0xN130) setting. The data link interface uses Sa8 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0xN109) and if Sa8 bits are inserted from the transmit serial input (TxSa8SEL = 0 from Register 0xN130).
6	TxSa7ENB	R/W	0	Transmit Sa7 Enable This bit specifies if the Sa7 bits (bit 6 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. 0 = Sa7 will NOT be used to transport Data Link Information. Sa7 bits will be set to "1" within the outbound E1 data-stream if the Sa7 bits are inserted from the transmit serial input. 1 = Sa7 WILL be used to transport Data Link Information. NOTE: Sa7 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0xN130) setting. The data link interface uses Sa8 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0xN109) and if Sa7 bits are inserted from the transmit serial input (TxSa7SEL = 0 from Register 0xN130).
5	TxSa6ENB	R/W	0	Transmit Sa6 Enable This bit specifies if the Sa6 bits (bit 5 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. 0 = Sa6 will NOT be used to transport Data Link Information. Sa6 bits will be set to "1" within the outbound E1 data-stream if the Sa6 bits are inserted from the transmit serial input. 1 = Sa6 WILL be used to transport Data Link Information. Note: Sa6 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0xN130) setting. The data link interface uses Sa6 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0xN109) and if Sa6 bits are inserted from the transmit serial input (TxSa6SEL = 0 from Register 0xN130).
4	TxSa5ENB	R/W	0	Transmit Sa5 Enable This bit specifies if the Sa5 bits (bit 4 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. 0 = Sa5 will NOT be used to transport Data Link Information. Sa5 bits will be set to "1" within the outbound E1 data-stream if the Sa5 bits are inserted from the transmit serial input. 1 = Sa5 WILL be used to transport Data Link Information. Sa5 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0xN130) setting. The data link interface uses Sa5 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0xN109) and if Sa5 bits are inserted from the transmit serial input (TxSa5SEL = 0 from Register 0xN130).





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 9: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0xN10A

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
3	TxSa4ENB	R/W	0	Transmit Sa4 Enable This bit specifies if the Sa4 bits (bit 3 within timeslot 0 of non-FAS frames) will be involved in the transmission of Data Link Information. 0 = Sa4 will NOT be used to transport Data Link Information. Sa4 bits will be set to "1" within the outbound E1 data-stream if the Sa4 bits are inserted from the transmit serial input. 1 = Sa4 WILL be used to transport Data Link Information. Sa4 bits can be inserted from either the transmit serial input or register depending on the Transmit SA Select Register (Register Address: 0xN130) setting. The data link interface uses Sa4 bits for transmission only if Data Link source is from HDLC controller (DLSRC = b01 from Register 0xN109) and if Sa4 bits are inserted from the transmit serial input (TxSa5SEL = 0 from Register 0xN130).





REV. 1.0.0

TABLE 9: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0xN10A

Віт	FUNCTION	Түре	DEFAULT		С	ESCRIPTION-	OPERATION
2-0	TxSIGDL[2:0]	R/W	000	Transmit Sig	naling and Data	a Link Selec	t[2:0]:
				timeslot 0 o	of the non-FAS	frames, ar	rce for D/E channel, National Bits in and Timeslot 16 of the outbound E1 settings of these three bits in detail.
				TxSIGDL [2:0]	SOURCE OF D/E CHANNEL	Source of National Bits	Source of TimeSLot 16
				000	TxFrTD_n or TxSer_n input pin	Data link	TxSer_n input pin
				001	TxFrTD_n or TxSer_n input pin	Data link	CAS signaling is enabled. Time Slot 16 can be inserted from any of the following: TxSer n input pin
							TSCR Register (0xN340-0xN35F)
							TxOH_n input pin on time slot 16 only
							TxSIG_n input pin on every slot
				010	TxFrTD_n or TxSer_n input pin	Forced to All Ones	TxSER_n input pin or TxSIG_n input pin on time slot 16 only
				011	TxFrTD_n or TxSer_n input pin	Forced to All Ones	CAS signaling is enabled. Time Slot 16 can be inserted from any of the following:
							TxSer_n input pin
							 TSCR Register (0xN340-0xN35F) TxOH_n input pin on time slot 16 only TxSIG_n input pin on every slot
				100	TxSIG_n or TxSer_n input pin	Data link	TxSer_n input pin
				101/ 110/	Not Used	Not Used	Not Used



TABLE 10: FRAMING CONTROL REGISTER (FCR)

HEX ADDRESS: 0xN10B

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION		
7	Reframe	R/W	0	chronization prod	ion will force the Receive E1 Framer to restart the syncess. This bit field is automatically cleared (set to 0) pronization is reached.		
6-5	Loss of CAS MF Align_Sel [1:0]	R/W	10	Loss of CAS Multiframe Alignment Defect Declaration Criteria Select [1:0] These two bits permit the user to select the "Loss of CAS Multiframe Alignment" defect declaration criteria. Loss of CAS Multiframe Alignment defect is declared based on the number of consecutive CAS n tiframes with Multiframe Alignment signal received in error as indicatin the table below.			
				CASC[1:0]	LOSS OF CAS MULTIFRAME ALIGNMENT DECLARATION CRITERIA		
				00	2 consecutive CAS Multiframes		
				01	3 consecutive CAS Multiframes		
				10	4 consecutive CAS Multiframes		
				11	8 consecutive CAS Multiframes		
				Note: These lenabled.	oits are active only if CAS Multiframe Alignment is		
4-3	Loss of CRC Multi- frame Align_Sel[1:0]	R/W	00	Select [1:0] These two bits portion Alignment" defect table presents the number of content of the number of th	ermit the user to select the "Loss of CRC-4 Multiframe of declaration criteria for the Channel. The following e different CRC-4 Multiframe Algorithms in terms of nsecutive erred CRC-4 multiframe alignments that the mer will receive before it declares the "Loss of CRC-4 ment" defect condition.		
				CRCC[1:0]	Loss of CRC-4 Multiframe Alignment Declaration Criteria		
				00	4 consecutive CRC-4 Multiframes Alignment		
				01	2 consecutive CRC-4 Multiframes Alignment		
				10	8 consecutive CRC-4 Multiframes Alignment		
				11	If TBR-4 Standard is Enabled*: 4 consecutive CRC-4 Multiframe Alignment or 915 or more CRC-4 errors If TBR-4 Standard is Disabled*: 915 or more CRC-4 errors		
				enabled. E1 recei	oits are only active if CRC Multiframe Alignment is If CRC multiframe alignment is not found in 8ms, the ve framer will restart the synchronization process. andard is enabled by writing to 0xN112, bit 6.		

XRT86VX38A

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION



HEX ADDRESS: 0xN10B

TABLE 10: FRAMING CONTROL REGISTER (FCR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION				
2-0	FASC [2:0]	R/W	011	These bits permi declaration criter Alignment Algorit patterns within a	gnment Defect Declaration Criteria Select [2:0] t the user to specify the Loss of FAS Alignment defect ia. The following table presents the different FAS thms in terms of the number of consecutive erred FAS multiframe that the E1 Receiver Framer will receive is the "Loss of FAS Alignment" defect conditions				
				FASC[2:0]	LOSS OF FAS ALIGNMENT DECLARATION CRITERIA				
				000	Setting these bits to 'b000' is illegal. Do not use this configuration.				
			001	1 FAS Alignment pattern					
				010	2 consecutive FAS Alignment patterns				
				011	3 consecutive FAS Alignment patterns				
				100	4 consecutive FAS Alignment patterns				
								101	5 consecutive FAS Alignment patterns
				111	7 consecutive FAS Alignment patterns				
			a	declare t	FAS alignment will force the E1 receive framer to the loss of CAS multiframe alignment and loss of CRC ne alignment.				

TABLE 11: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RxSa8ENB	R/W	0	Receive Sa8 Enable This bit is used to specify whether or not Sa 8 (bit 7 within timeslot 0 of non-FAS frames) will be used to receive data link information 0 = Sa8 is not used to receive data link information 1 = Sa8 is used to receive data link information Note: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits).
6	RxSa7ENB	R/W	0	Receive Sa7 Enable This bit is used to specify whether or not Sa 7 (bit 6 within timeslot 0 of non-FAS frames) will be used to receive data link information 0 = Sa7 is not used to receive data link information 1 = Sa7 is used to receive data link information Note: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits).
5	RxSa6ENB	R/W	0	Receive Sa6 Enable This bit is used to specify whether or not Sa 6 (bit 5 within timeslot 0 of non-FAS frames) will be used to receive data link information 0 = Sa6 is not used to receive data link information 1 = Sa6 is used to receive data link information Note: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits).
4	RxSa5ENB	R/W	0	Receive Sa5 Enable This bit is used to specify whether or not Sa 5 (bit 4 within timeslot 0 of non-FAS frames) will be used to receive data link information 0 = Sa5 is not used to receive data link information 1 = Sa5 is used to receive data link information Note: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits).
3	RxSa4ENB	R/W	0	Receive Sa4 Enable This bit is used to specify whether or not Sa 4 (bit 3 within timeslot 0 of non-FAS frames) will be used to receive data link information 0 = Sa4 is not used to receive data link information 1 = Sa4 is used to receive data link information Note: This bit is valid only if the RxSIGDL[2:0] = "000", "001", or "100". (The National bits have been configured to receive data link bits).





TABLE 11: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)

HEX ADDRESS: 0xN10C

Віт	FUNCTION	Түре	DEFAULT		DE	SCRIPTION-OPER	ATION
2-0	RxSIGDL[2:0]	R/W	000	These bits channel, Nathe outbour	ational Bits in times	ion for the data thot 0 of the non-F	hat is to be extracted via D/E AS frames, and Timeslot 16 in the settings of these three
				RxSIGDL [2:0]	D/E CHANNEL	NATIONAL BITS	TIME SLOT 16
				000	RxFrTD_n or the RxSer_n output pin	Data Link	RxSER_n output pin
				001	RxFrTD_n or the RxSer_n output pin	Data Link	CAS signaling is enabled. Time Slot 16 can be extracted to any of the following: RxSer_n output pin RSAR Register (0xN500-0xN51F) RxOH_n output pin on time slot 16 only RxSIG_n output pin on every time slot
				010	RxFrTD_n or the RxSer_n output pin	Data Link forced to All Ones	Time Slot 16 can be extracted to any of the following: RxSer_n output pin RSAR Register (0xN500-0xN51F) RxOH_n output pin on time slot 16 only RxSIG_n output pin on time slot 16 only
				011	RxFrTD_n or the RxSer_n output pin	Data Link forced to All Ones	CAS signaling is enabled. Time Slot 16 can be extracted to any of the following: RxSer_n output pin RSAR Register (0xN500-0xN51F) RxOH_n output pin on time slot 16 only RxSIG_n output pin on every time slot
				100	RxSIG_n or the RxSer_n output pin	Data Link	RxSER_n output pin
				101/110/ 111	Not Used	Not Used	Not Used

HEX ADDRESS: 0xN10F



TABLE 12: RECEIVE SIGNALING CHANGE REGISTER 0 (RSCR 0)

HEX ADDRESS: 0xN10D

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Ch. 0	RUR	0	These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 0 through 7 within the incoming E1 data-
6	Ch. 1	RUR	0	stream, has changed since the last read of this register, as depicted
5	Ch.2	RUR	0	below. 0 - CAS data (for Time-slots 0 through 7) has NOT changed since the
4	Ch.3	RUR	0	last read of this register.
3	Ch.4	RUR	0	1 - CAS data (for Time-slots 0 through 7) HAS changed since the last read of this register.
2	Ch.5	RUR	0	NOTES: 1. Bit 7 (Time-Slot 0) is NOT active, since it carries the FAS and National Bits.
1	Ch.6	RUR	0	Note: 2. This register is only active if the incoming E1 data-stream is
0	Ch.7	RUR	0	using Channel Associated Signaling.

TABLE 13: RECEIVE SIGNALING CHANGE REGISTER 1 (RSCR 1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION				
7	Ch.8	RUR	0	These bits indicate whether the Channel Associated signaling data,				
6	Ch.9	RUR	0	associated with Time-Slots 8 through 15 within the incoming E1 data- stream, has changed since the last read of this register, as depicted				
5	Ch.10	RUR	0	below. 0 - CAS data (for Time-slots 8 through 15) has NOT changed since the				
4	Ch.11	RUR	0	last read of this register.				
3	Ch.12	RUR	0	1 - CAS data (for Time-slots 8 through 15) HAS changed since the read of this register.				
2	Ch.13	RUR	0	NOTE: This register is only active if the incoming E1 data-stream is				
1	Ch.14	RUR	0	using Channel Associated Signaling.				
0	Ch.15	RUR	0					

TABLE 14: RECEIVE SIGNALING CHANGE REGISTER 2 (RSCR 2)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Ch.16	RUR	0	These bits indicate whether the Channel Associated signaling data,
6	Ch.17	RUR	0	associated with Time-Slots 16 through 23 within the incoming E1 data- stream, has changed since the last read of this register, as depicted
5	Ch.18	RUR	0	below. 0 - CAS data (for Time-slots 16 through 23) has NOT changed since
4	Ch.19	RUR	0	the last read of this register.
3	Ch.20	RUR	0	1 - CAS data (for Time-slots 16 through 23) HAS changed since the last read of this register.
2	Ch.21	RUR	0	NOTE: This register is only active if the incoming E1 data-stream is using Channel Associated Signaling.
1	Ch.22	RUR	0	using Channel Associated Signaling.
0	Ch.23	RUR	0	





REV. 1.0.0

TABLE 15: RECEIVE SIGNALING CHANGE REGISTER 3 (RSCR 3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Ch.24	RUR	0	These bits indicate whether the Channel Associated signaling data,
6	Ch.25	RUR	0	associated with Time-Slots 24 through 31 within the incoming E1 data-stream, has changed since the last read of this register, as
5	Ch.26	RUR	0	depicted below. 0 - CAS data (for Time-slots 24 through 31) has NOT changed since
4	Ch.27	RUR	0	the last read of this register.
3	Ch.28	RUR	0	1 - CAS data (for Time-slots 24 through 31) HAS changed since the last read of this register.
2	Ch.29	RUR	0	NOTE: This register is only active if the incoming E1 data-stream is
1	Ch.30	RUR	0	using Channel Associated Signaling.
0	Ch.31	RUR	0	



TABLE 16: RECEIVE NATIONAL BITS REGISTER (RNBR)

HEX ADDRESS: 0xN111

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Si_FAS	RO	Х	Received International Bit - FAS Frame This Read Only bit contains the value of the International Bit (e.g., the Si bit) in the most recently received FAS frame.
6	Si_nonFAS	RO	х	Received International Bit - Non FAS Frame This Read Only bit contains the value of the International Bit (e.g., the Si bit) in the most recently received non-FAS frame
5	R_ALARM	RO	х	Received A bit - Non FAS Frame This Read Only bit contains the value in the Remote Alarm Indication bit (A bit, or bit 3 of non-FAS frame) within the most recently received non-FAS frame.
4	Sa4	RO	х	Received National Bits
3	Sa5	RO	х	These Read Only bits contain the values of the National bits (Sa4-Sa8) within the most recently received non-FAS frame.
2	Sa6	RO	х	
1	Sa7	RO	х	
0	Sa8	RO	Х	

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION



11211 11010

TABLE 17: RECEIVE EXTRA BITS REGISTER (REBR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	In-Frame	RO	0	In Frame State: This READ-ONLY bit indicates whether the Receive E1 Framer block is currently declaring the "In-Frame" condition with the incoming E1 data-stream. 0 - Indicates that the Receive E1 Framer block is currently declaring the LOF (Loss of Frame) Defect condition. 1 - Indicates that the Receive E1 Framer block is currently declaring itself to be in the "In-Frame" condition.
6	TBR4_Std	R/W	0	TBR4 Standard Setting this bit will force the XRT86VX38A to be compliant with the TBR-4 standard for "Loss of CRC-4 Multiframe Alignment Criteria". 0 - Backward compatible with XRT86L38 for Loss of CRC-4 Multiframe Criteria. When CRCC[1:0] (from register 0xN10B) is set to'11', Loss of CRC-4 Multiframe Alignment will declare if 915 or more CRC-4 errors have been detected in 1 second. 1 - "TBR-4 Compliant" Loss of CRC-4 Multiframe Alignment Criteria - When CRCC[1:0] (from register 0xN10B) is set to'11', Loss of CRC-4 Multiframe Alignment will declare if 4 consecutive CRC-4 Multiframe Alignment have been received in error OR if 915 or more CRC-4 errors have been detected in 1 second.
5	AIS_Ingress	R/W	0	AIS Ingress Generation This bit is used to send an AIS signal (unframed all ones) on the receiver output RxSER. 0 - Disabled 1 - Rx AIS Ingress Generation Enabled
4	FRAlarmMask	R/W	0	Framer Alarm Mask This bit can be used to mask the alarms associated with the Framing Mode that is selected. Regardless of the framing mode, this bit will mask to following alarms: LOF, IF, COFA, COMFA, FE, SE, and FMD. By default, the alarms are NOT masked. 0 - Disabled 1 - Framing Alarms Masked
3	EX1	RO	х	Extra Bit 1 This READ ONLY bit field indicates the value of the most recently received Extra Bit value (bit 5 within timeslot 16 of frame 0 of the signaling multiframe). Note: This bit only has meaning if the framer is using Channel Associated Signaling.
2	ALARMFE	RO	х	CAS Multi-Frame Yellow Alarm This READ ONLY bit field indicates the value of the most recently received CAS Multiframe Yellow Alarm Bit (bit 6 within timeslot 16 of frame 0 of the signaling multiframe). 0 = Indicates that the E1 receive framer block is NOT receiving the CAS Multiframe Yellow Alarm. 1 = Indicates that the E1 receive framer block is currently receiving the CAS Multiframe Yellow Alarm. Note: This bit only has meaning if the framer is using Channel Associated Signaling.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 17: RECEIVE EXTRA BITS REGISTER (REBR)

Віт	FUNCTION	TYPE	DEFAULT	Description-Operation
1	EX2	RO	X	Extra Bit 2 This READ ONLY bit field indicates the value of the most recently received Extra Bit value (bit 7 within timeslot 16 of frame 0 of the signaling multiframe). Note: This bit only has meaning if the framer is using Channel Associated Signaling.
0	EX3	RO	х	Extra Bit 3 This READ ONLY bit field indicates the value of the most recently received Extra Bit value (bit 8 within timeslot 16 of frame 0 of the signaling multiframe). Note: This bit only has meaning if the framer is using Channel Associated Signaling.



TABLE 18: DATA LINK CONTROL REGISTER (DLCR1)

HEX	ADDRESS:	0xN113	

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved. Please set this bit to'0' for normal operation.
6	MOS ABORT Disable	R/W	0	MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 1. If the user enables this feature, then Transmit HDLC Controller block # 1 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block # 1 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature
5	Rx_FCS_DIS	R/W	0	Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 1 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #1 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.
3	Tx_ABORT	R/W	0	Transmit ABORT This bit configures the Transmit HDLC Controller Block #1 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 1 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 1 to transmit the ABORT Sequence.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 18: DATA LINK CONTROL REGISTER (DLCR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Tx_IDLE	R/W	0	Transmit Idle (Flag Sequence Byte) This bit configures the Transmit HDLC Controller Block #1 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). 0 - Configures the Transmit HDLC Controller Block # 1 to transmit data-link information in a "normal" manner. 1 - Configures the Transmit HDLC Controller block # 1 to transmit a repeating string of Flag Sequence Octets (0x7E). Note: This bit is ignored if the Transmit HDLC1 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.
1	Tx_FCS_EN	R/W	0	Transmit LAPD Message with Frame Check Sequence (FCS) This bit permits the user to configure the Transmit HDLC Controller block # 1 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message. 0 - Configures the Transmit HDLC Controller block # 1 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message. 1 - Configures the Transmit HDLC Controller block # 1 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message. Note: This bit is ignored if the transmit HDLC1 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.
0	MOS/BOS	R/W	0	Message Oriented Signaling/Bit Oriented Signaling Send This bit permits the user to enable LAPD transmission through HDLC Controller Block # 1 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames. 0 - Transmit HDLC Controller block # 1 BOS message Send. 1 - Transmit HDLC Controller block # 1 MOS message Send. Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.



REV. 1.0.0

TABLE 19: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxHDLC1 BUFAvail/ BUFSel	R/W	0	Transmit HDLC1 Buffer Available/Buffer Select This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. If the user is writing data into this register bit: 0 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within "Transmit HDLC1 Buffer # 0", via the Data Link channel to the remote terminal equipment. 1 - Configures the Transmit HDLC1 Controller to read out and transmit the data, residing within the "Transmit HDLC1 Buffer #1", via the Data Link channel to the remote terminal equipment. If the user is reading data from this register bit: 0 - Indicates that "Transmit HDLC1 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 0" - Address location: 0xN600. 1 - Indicates that "Transmit HDLC1 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC1 Message Buffer, he/she should proceed to write this message into "Transmit HDLC1 Buffer # 1" - Address location: 0xN700. Note: If one of these Transmit HDLC1 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC1 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the inuse buffer is not permitted.
6-0	TDLBC[6:0]	R/W	0000000	Transmit HDLC1 Message - Byte Count The exact function of these bits depends on whether the Transmit HDLC 1 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. In BOS MODE: These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC1 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. In MOS MODE: These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.



TABLE 20: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR1)

HEX ADDRESS: 0xN115

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	Receive HDLC1 Buffer-Pointer This bit Identifies which Receive HDLC1 buffer contains the most recently received HDLC1 message. 0 - Indicates that Receive HDLC1 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC1 Buffer # 1 contains the contents of the most recently received HDLC message.
6-0	RDLBC[6:0]	R/W	0000000	Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #1 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC1 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC1 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION



TABLE 21: SLIP BUFFER CONTROL REGISTER (SBCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSB_ISFIFO	R/W	0	Transmit Slip Buffer Mode This bit permits the user to configure the Transmit Slip Buffer to function as either "Slip-Buffer" Mode, or as a "FIFO", as depicted below. 0 - Configures the Transmit Slip Buffer to function as a "Slip-Buffer". 1 - Configures the Transmit Slip Buffer to function as a "FIFO". Note: Transmit slip buffer is only used in high-speed or multiplexed mode where TxSERCLKn must be configured as inputs only. Users must make sure that the "Transmit Direction" timing (i.e. TxMSYNC) and the TxSerClk input clock signal are synchronous to prevent any transmit slips from occurring. Note: The data latency is dictated by FIFO Latency in the FIFO Latency Register (register 0xN117).
6-5	Reserved	-	-	Reserved
4	SB_FORCESF	R/W	0	Force Signaling Freeze This bit permits the user to freeze any signaling update on the RxSIGn output pin as well as the Receive Signaling Array Register -RSAR (0xN500-0xN51F) until this bit is cleared. 0 = Signaling on RxSIG and RSAR is updated immediately. 1 = Signaling on RxSIG and RSAR is not updated until this bit is set to '0'.
3	SB_SFENB	R/W	0	Signal Freeze Enable Upon Buffer Slips This bit enables signaling freeze for one multiframe after the receive buffer slips. If signaling freeze is enabled, then the "Receive Channel" will freeze all signaling updates on RxSIG pin and RSAR (0xN500-0xN51F) for at least "one-multiframe" period, after a "slip-event" has been detected within the "Receive Slip Buffer". 0 = Disables signaling freeze for one multi-frame after receive buffer slips. 1 = Enables signaling freeze for one multi-frame after receive buffer slips.
2	SB_SDIR	R/W	1	Slip Buffer (RxSync) Direction Select This bit permits user to select the direction of the receive frame boundary (RxSYNC) signal if the receive buffer is enabled. (i.e. SB_ENB[1:0] = 01 or 10). If slip buffer is bypassed, RxSYNC is always an output pin. 0 = Selects the RxSync signal as an output 1 = Selects the RxSync signal as an input

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 21: SLIP BUFFER CONTROL REGISTER (SBCR)

ROL REGISTER (SBCR) HEX ADDRESS: 0xN116

Віт	Function	Түре	DEFAULT		DESCRIPTI	ON-OPERATION	
1-0	SB_ENB[1:0]	R/W	01	These bits s bits also sel rate (2.048) modes as w	ect the direction of RxS	on for the receiv SERCLK and Ri le shows the co	orresponding slip buffer
				SB_ENB [1:0]	RECEIVE SLIP BUFFER MODE SELECT	DIRECTION OF RXSERCLK	DIRECTION OF RXSYNC
				00/11	Receive Slip Buffer is bypassed	Output	Output
				01	Slip Buffer Mode	Input	Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input
				10	FIFO Mode. FIFO data latency can be programmed by the 'FIFO Latency Register' (Address = 0xN117).	Input	Depends on the setting of SB_SDIR (bit 2 of this register) If SB_SDIR = 0: RxSYNC = Output If SB_SDIR = 1: RxSYNC = Input
				"FII inpi	FO Mode", then the us	er must make	Buffer to operate in the sure that the RxSerClk red Clock signal for this

TABLE 22: FIFO LATENCY REGISTER (FFOLR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-5	Reserved	-	-	Reserved
4-0	Rx Slip Buffer FIFO Latency[4:0]	R/W	00100	Receive Slip Buffer FIFO Latency[4:0]: These bits permit the user to specify the "Receive Data" Latency (in terms of RxSerClk_n clock periods), whenever the Receive Slip Buffer has been configured to operate in the "FIFO" Mode. Note: These bits are only active if the Receive Slip Buffer has been configured to operate in the FIFO Mode.



TABLE 23: DMA 0 (WRITE) CONFIGURATION REGISTER (D0WCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	DMA0 RST	R/W	0	DMA_0 Reset This bit resets the transmit DMA (Write) channel 0. 0 = Normal operation. 1 = A zero to one transition resets the transmit DMA (Write) channel 0.
6	DMA0 ENB	R/W	0	This bit enables the transmit DMA_0 (Write) interface. After a transmit DMA is enabled, DMA transfers are only requested when the transmit buffer status bits indicate that there is space for a complete message or cell. The DMA write channel is used by the external DMA controller to transfer data from the external memory to the HDLC buffers within the E1 Framer. The DMA Write cycle starts by E1 Framer asserting the DMA Request (REQ0) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK0) 'low' to indicate that it is ready to start the transfer. The external DMA controller should place new data on the Microprocessor data bus each time the Write Signal is Strobed low if the WR is configured as a Write Strobe. If WR is configured as a direction signal, then the external DMA controller would place new data on the Microprocessor data bus each time the Read Signal (RD) is Strobed low. 0 = Disables the transmit DMA_0 (Write) interface 1 = Enables the transmit DMA_0 (Write) interface
5	WR TYPE	R/W	0	Write Type Select This bit selects the function of the \overline{WR} signal. $0 = \overline{WR}$ functions as a direction signal (indicates whether the current bus cycle is a read or write operation) and \overline{RD} functions as a data strobe signal. $1 = \overline{WR}$ functions as a write strobe signal
4 - 3	Reserved	-	-	Reserved
2	DMA0_CHAN(2)	R/W	0	Channel Select
1	DMA0_CHAN(1)	R/W	0	These three bits select which T/E1 channel within the XRT86VX38A uses the Transmit DMA_0 (Write) interface.
0	DMA0_CHAN(0)	R/W	0	000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved

REV. 1.0.0

TABLE 24: DMA 1 (READ) CONFIGURATION REGISTER (D1RCR)

Віт	FUNCTION	Түре	DEFAULT	Description-Operation	
7-6	Reserved	-	-	Reserved	
7	DMA1 RST	R/W	0	DMA_1 Reset This bit resets the Receive DMA (Read) Channel 1 0 = Normal operation. 1 = A zero to one transition resets the Receive DMA (Read) channel 1.	
6	DMA1 ENB	R/W	0	This bit enables the Receive DMA_1 (Read) interface. After a receive DMA is enabled, DMA transfers are only requested when the receive cell buffer contains a complete message or cell. The DMA read channel is used by the E1 Framer to transfer data from the HDLC buffers within the E1 Framer to external memory. The DMA Read cycle starts by E1 Framer asserting the DMA Request (REQ1) 'low', then the external DMA controller should drive the DMA Acknowledge (ACK1) 'low' to indicate that it is ready to receive the data. The E1 Framer should place new data on the Microprocessor data bus each time the Read Signal is Strobed low if the RD is configured as a Read Strobe. If RD is configured as a direction signal, then the E1 Framer would place new data on the Microprocessor data bus each time the Write Signal (WR) is Strobed low. 0 = Disables the DMA_1 (Read) interface 1 = Enables the DMA_1 (Read) interface	
5	RD TYPE	R/W	0	READ Type Select This bit selects the function of the \overline{RD} signal. $0 = \overline{RD}$ functions as a Read Strobe signal $1 = \overline{RD}$ acts as a direction signal (indicates whether the current bus cycle is a read or write operation), and \overline{WR} works as a data strobe.	
4 - 3	Reserved	-	-	Reserved	
2	DMA1_CHAN(2)	R/W	0	Channel Select	
1	DMA1_CHAN(1)	R/W	0	These three bits select which T/E1 channel within the chip uses the Receive DMA_1 (Read) interface.	
0	DMA1_CHAN(0)	R/W	0	000 = Channel 0 001 = Reserved 001 = Channel 2 011 = Reserved 1xx = Reserved	





TABLE 25: INTERRUPT CONTROL REGISTER (ICR)

HEX ADDRESS: 0xN11A

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-3	Reserved	-	-	Reserved
2	INT_WC_RUR	R/W	0	Interrupt Write-to-Clear or Reset-upon-Read Select
				This bit configures all Interrupt Status bits to be either Reset Upon Read or Write-to-Clear
				0 = Configures all Interrupt Status bits to be Reset Upon Read (RUR).
				1= Configures all Interrupt Status bits to be Write-to-Clear (WC).
1	ENBCLR	R/W	0	Interrupt Enable Auto Clear
				This bit configures all interrupt enable bits to clear or not clear after reading the interrupt status bit.
				0= Configures all Interrupt Enable bits to not cleared after reading the interrupt status bit. The corresponding Interrupt Enable bit will stay 'high' after reading the interrupt status bit.
				1= Configures all interrupt Enable bits to clear after reading the interrupt status bit. The corresponding interrupt enable bit will be set to 'low' after reading the interrupt status bit.
0	INTRUP_ENB	R/W	0	Interrupt Enable for Framer_n This bit enables the entire E1 Framer Block for Interrupt Generation. 0 = Disables the E1 framer block for Interrupt Generation 1 = Enables the E1 framer block for Interrupt Generation

TABLE 26: LAPD SELECT REGISTER (LAPDSR)

CT REGISTER (LAPDSR)	HEX ADDRESS: 0xN11B

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
[7:5]	Reserved	-	-	Reserved
4	HDLC3en	R/W	1	HDLC Controller 3 Enable This bit is used to enable or disable HDLC Controller 3. By default, the HDLC controller is Enabled, this bit set to "1". If the HDLC controller is disabled while transmitting a message, BOS will disrupt the transmission and send all ones, MOS will send the flag sequence. 0 - Disabled 1 - Enabled
3	HDLC2en	R/W	1	HDLC Controller 2 Enable This bit is used to enable or disable HDLC Controller 2. By default, the HDLC controller is Enabled, this bit set to "1". If the HDLC controller is disabled while transmitting a message, BOS will disrupt the transmission and send all ones, MOS will send the flag sequence. 0 - Disabled 1 - Enabled
2	HDLC1en	R/W	1	HDLC Controller 1 Enable This bit is used to enable or disable HDLC Controller 1. By default, the HDLC controller is Enabled, this bit set to "1". If the HDLC controller is disabled while transmitting a message, BOS will disrupt the transmission and send all ones, MOS will send the flag sequence. 0 - Disabled 1 - Enabled
[1:0]	HDLC Controller Select[1:0]	R/W	0	HDLC Controller Select[1:0]: These bits permit the user to select any of the three (3) HDLC Controllers that he/she will use within this particular channel, as depicted below. 00 & 11 - Selects HDLC Controller # 1 01 - Selects HDLC Controller # 2 10 - Selects HDLC Controller # 3

TABLE 27: PERFORMANCE REPORT CONTROL REGISTER (PRCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	For T1 mode only
6	RLOS_OUT_ENB	R/W	1	RLOS Output Enable: This bit is used to enable or disable the Receive LOS (RLOS_n) output pins. When this bit is set "Low", the RLOS_n pin will be tri-stated for all conditions. When this bit is set "High", the RLOS_n pin will pull "High" during a LOS condition and pull "Low" when data is present on RTIP/RRING. 0 - Disables the RLOS output pin. 1 - Enables the RLOS output pin.
5-0	Reserved	-	-	Reserved.

XRT86VX38A





TABLE 28: GAPPED CLOCK CONTROL REGISTER (GCCR)

HEX ADDRESS: 0xN11E

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FrOutclk	R/W	0	Framer Output Clock Reference
				This bit is used to enable or disable high-speed T1/E1 rate on the T1OSCCLK and the E1OSCCLK output pins.
				By default, the output clock reference on T1OSCCLK and E1OSCCLK output pins is 1.544MHz/2.048MHz respectively. By setting this bit to a "1", the output clock reference on the T1OSCLK and the E1OSCCLK is 49.408MHz/65.536MHz for T1/E1 respectively.
				0 = Disables high-speed rate to be output on the T1OSCCLK and E1OSCCLK output pins. Standard T1/E1 Rate - 1.544MHz/2.048Mhz will be output to the T1OSCCLK and E1OSCCLK output pins respectively.
				1 = Enables high-speed rate to be output on the T1OSCCLK and E1OSCCLK output pins.
6-0	Reserved	-	-	Reserved

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
7	TxSyncFrD	R/W	0	Transmit Synchronous fraction data interface This bit selects whether TxCHCLK or TxSERCLK will be used for fractional data input if the transmit fractional interface is enabled. If TxSERCLK is selected to clock in fractional data input, TxCHCLK will be used as an enable signal 0 = Fractional data Is clocked into the chip using TxChCLK if the transmit fractional data interface is enabled. 1 = Fractional data is clocked into the chip using TxSerClk if the transmit fractional data interface is enabled. TxChClk is used as fractional data enable. Note: The Time Slot Identifier Pins (TxChn[4:0]) still indicates the time slot number if the transmit fractional data interface is not enabled. Fractional Interface can be enabled by setting TxFr2048 to 1
6	Reserved	-	-	Reserved
5	TxPLClkEnb	R/W	0	Transmit payload clock enable This bit configures the E1 framer to output a regular clock or a payload clock on the transmit serial clock (TxSERCLK) pin when TxSERCLK is configured to be an output. 0 = Configures the framer to output a 2.048MHz clock on the TxSER-CLK pin when TxSERCLK is configured as an output. 1 = Configures the framer to output a 2.048MHz clock on the TxSER-CLK pin when transmitting payload bits. There will be gaps on the TxSERCLK output pin when transmitting overhead bits.
4	TxFr2048	R/W	0	Transmit Fractional/Signaling Interface Enabled This bit is used to enable or disable the transmit fractional data interface, signaling input, as well as the 32MHz transmit clock and the transmit overhead Signal output. This bit only functions when the device is configured in non-high speed or multiplexed modes of operations. If the device is configured in base rate: 0 = Configures the 5 time slot identifier pins (TxChn[4:0]) to output the channel number as usual. 1 = Configures the 5 time slot identifier pins (TxChn[4:0]) into the following different functions: TxChn[0] becomes the Transmit Serial SIgnaling pin (TxSIG_n) for signaling inputs. Signaling data can now be input from the TxSIG pin if configured appropriately. TxChn[1] becomes the Transmit Fractional Data Input pin (TxFrTD_n) for fractional data input. Fractional data can now be input from the TxFrTD pin if configured appropriately. TxChn[2] becomes the 32 MHz transmit clock output TxChn[3] becomes the Transmit Overhead Signal which pulses high on the first bit of each multi-frame. Note: This bit has no function in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, TxCHN[0] functions as TxSIGn for signaling input.

XRT86VX38A

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION



REV. 1.0.0

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	TxICLKINV	R/W	0	Transmit Clock Inversion (Backplane Interface) This bit selects whether data transition will happen on the rising or falling edge of the transmit clock. 0 = Selects data transition happen on the rising edge of the transmit clocks. 1 = Selects data transition happen on the falling edge of the transmit clocks. Note: This feature is only available for base rate configuration (i.e. non-highspeed, or non-multiplexed modes).
2	TxMUXEN	R/W	0	Transmit Multiplexed Mode Enable This bit enables or disables the multiplexed mode on the transmit side. When multiplexed mode is enable, four-channel data from the backplane interface are multiplexed onto one serial stream and output to the line side. The backplane speed will be running at 16.384MHz once multiplexed mode is enabled. 0 = Disables the multiplexed mode. 1 = Enables the multiplexed mode.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION						
0	TxIMODE[1] TxIMODE[0]	R/W R/W	0	This bit determine these two bits dep abled. Table 30 ar multiplexed and m	se Mode selection s the transmit interface speed. The exact function of sends on whether Multiplexed mode is enabled or disend Table 31shows the functions of these bits for non-nultiplexed modes.: SMIT INTERFACE SPEED WHEN MULTIPLEXED MODE IS DISABLED (TXMUXEN = 0)						
				TxIMODE[1:0]	TRANSMIT INTERFACE SPEED						
							00	2.048Mbit/s. (Base Rate) Transmit Backplane interface signals include: TxSERCLK is an input or output clock at 2.048MHz TxMSYNC is the superframe boundary at 2ms TxSYNC is the single frame boundary at 125 us TxSER is the base-rate data input			
					01	2.048Mbit/ (High-speed MVIP Mode) Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 2.048MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input					
				11	8.192Mbit/s High-speed mode: Transmit Backplane interface signals include: TxSERCLK is an input clock at 2.048MHz TxMSYNC will become the high speed input clock at 8.192MHz to input high-speed data TxSYNC indicates the single frame boundary TxSER is the high-speed data input						





REV. 1.0.0

TABLE 29: TRANSMIT INTERFACE CONTROL REGISTER (TICR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	TxIMODE[1:0]	R/W	0	(Continued):	
				TABLE 31: TRANS	SMIT INTERFACE SPEED WHEN MULTIPLEXED MODE IS ENABLED (TXMUXEN = 1)
				TxIMODE[1:0]	TRANSMIT INTERFACE SPEED
				00	Reserved
				01	Reserved
				10	HMVIP High-Speed Multiplexed Mode Enabled: Transmit interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the last two bits of the previous E1 frame and the first two bits of the current E1 frame.
				11	H.100 High-Speed Multiplexed Mode Enabled: Transmit interface is taking four-channel multiplexed data at a rate of 16.384Mbit/s from channel 0 and byte-demultiplexing the serial data into 4 channels and output to the line on channels 0 through 3. The TxSYNC signal pulses "High" during the last bit of the previous E1 frame and the first bit of the current E1 frame.
				TxSERCLK is an i TxMSYNC will bed input high-speed n TxSYNC is the sin TxSER is the high Note: In high spe	ane interface signals include: nput clock at 2.048MHz come the high speed input clock at 16.384MHz to nultiplexed data on the back-plane interface gle multiplexed frame boundary -speed data input eed mode, transmit data is sampled on the rising edge MHz clock edge.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 32: PRBS CONTROL AND STATUS REGISTER 0 (PRBSCSR0)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION	
7-4	Reserved	-	-	These bits are no	ot used	
3	BERT_Switch	R/W	0	XRT86VX38A de By enabling the E switched between framer will genera backplane interfa transmit backplar LOCK if BERT ha If BERT switch is BERT pattern to to monitoring the lin BERT has locked 0 = Disables the	or disables the BERT switch function within the vice. BERT switch function, BERT functionality will be in the receive and transmit framer. E1 Receive ate the BERT pattern and insert it onto the receive ace, and E1 Transmit Framer will be monitoring the ne interface for BERT pattern and declare BERT as locked onto the input pattern. I disabled, E1 Transmit framer will generate the the line interface and the receive framer will be ne for BERT pattern and declare BERT LOCK if it onto the input pattern. BERT Switch Feature. BERT Switch Feature.	
2	BER[1]	R/W	0	Bit Error Rate	SETTI GWIGHT GALAIC.	
1	BER[0]	R/W	0	Bit Error Rate This bit is used to insert BERT bit error at the rates presented at table below. The exact function of this bit depends on whether BE switch function is enabled or not. (bit 3 within this register). If the BERT switch function is disabled, bit error will be inserted the E1 transmit framer out to the line interface if this bit is enabled If the BERT switch function is enabled, bit error will be inserted the E1 receive framer out to the receive backplane interface if the bit is enabled.		
				BER[1:0]	BIT ERROR RATE	
				00	Disable Bit Error insertion to the transmit output or receive backplane interface	
				01	Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1000 (one out of one Thousand)	
				10	Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1,000,000 (one out of one million)	
				11	Disable Bit Error insertion to the transmit output or receive backplane interface	

XRT86VX38A





HEX ADDRESS: 0xN121

REV. 1.0.0

TABLE 32: PRBS CONTROL AND STATUS REGISTER 0 (PRBSCSR0)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
0	UnFramedBERT	R/W	0	Unframed BERT Pattern
				This bit enables or disables unframed BERT pattern generation (i.e. All timeslots and framing bits are all BERT data). The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 within this register).
				If BERT switch function is disabled, E1 Transmit Framer will generate an unframed BERT pattern to the line side if this bit is enabled.
				If PRBS switch function is enabled, E1 Receive Framer will generate an unframed BERT pattern to the receive backplane interface if this bit is enabled.
				0 - Disables an unframed BERT pattern generation
				1 - Enables an unframed BERT pattern generation



TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RxSyncFrD	R/W	0	Reserved
6	Reserved	-	-	Reserved
5	RxPLClkEnb	R/W	0	Receive payload clock enable This bit configures the E1 framer to either output a regular clock or a payload clock on the receive serial clock (RxSERCLK) pin when RxSERCLK is configured to be an output. 0 = Configures the framer to output a 2.048MHz clock on the RxSERCLK pin when RxSERCLK is configured as an output. 1 = Configures the framer to output a 2.048MHz clock on the RxSERCLK pin when receiving payload bits. There will be gaps on the RxSERCLK output pin when receiving overhead bits.
4	RxFr2048	R/W	0	Receive Fractional/Signaling Interface Enabled This bit is used to enable or disable the receive signaling output and the received recovered clock output. This bit only functions when the device is configured in non-high speed or multiplexed modes of operations. If the device is configured in base rate: 0 = Disabled 1 = Enabled RxSIG_n for signaling outputs. Signaling data can now be output to the RxSIG pin if configured appropriately. RxSCLK outputs the received recovered clock signal (1.544MHz for T1) Note: This bit has no effect in the high speed or multiplexed modes of operation. In high-speed or multiplexed modes, RxSIG outputs the Signaling data and RxSCLK outputs the recovered clock.
3	RxICLKINV	N/A	0	Receive Clock Inversion (Backplane Interface) This bit selects whether data transition will happen on the rising or falling edge of the receive clock. 0 = Selects data transition happen on the rising edge of the receive clocks. 1 = Selects data transition happen on the falling edge of the receive clocks. Note: This feature is only available for base rate configuration (i.e. non-highspeed, or non-multiplexed modes).
2	RxMUXEN	R/W	0	Receive Multiplexed Mode Enable This bit enables or disables the multiplexed mode on the receive side. When multiplexed mode is enable, four channels data from the line side are multiplexed onto one serial stream and output to the back-plane interface on RxSER. The backplane speed will become 16.384MHz once multiplexed mode is enabled. 0 = Disables the multiplexed mode. 1 = Enables the multiplexed mode.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION





REV. 1.0.0

TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION						
0	RxIMODE[1] RxIMODE[0]	R/W R/W	0	Receive Interface Mode Selection This bit determines the receive interface speed. The exact function of the two bits depends on whether Receive Multiplexed mode is enabled or disabled. Table 34 and Table 35 shows the functions of these two bits for non multiplexed and multiplexed modes.: TABLE 34: RECEIVE INTERFACE SPEED WHEN MULTIPLEXED MODE INTERFACE SPEED WHEN MULTIPLEXED WHEN WHEN WHEN MULTIPLEXED WHEN WHEN WHEN WHEN WHEN						
				RXIMODE[1:0] RECEIVE INTERFACE SPEED						
				00	2.048Mbit/s. (Base Rate Mode) Receive backplane interface signals include: RxSERCLK is an input or output clock at 2.048MHz RxSYNC is an input or output signal which indicates the receive singe frame boundary RxSER is the base-rate data output					
				01	2.048Mbit/s (High-speed MVIP Mode) Receive Backplane Interface signals include: RxSERCLK is an input clock at 2.048MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output					
				10	4.096Mbit/s High-speed Mode: Receive Backplane Interface signals include: RxSERCLK is an input clock at 4.096MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output					
				11	8.192Mbit/s High-speed Mode: Receive Backplane Interface signals include: RxSERCLK is an input clock at 8.192MHz RxSYNC is an input signal which indicates the receive singe frame boundary RxSER is the high-speed data output					

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 33: RECEIVE INTERFACE CONTROL REGISTER (RICR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION					
1-0	RxIMODE	R/W	0	(Continued):					
				Table 35: Receive Interface Speed when Multiplexed Mode is Enabled (TxMUXEN = 1)					
				TxIMODE[1:0]	TRANSMIT INTERFACE SPEED				
				00	Reserved				
				01	Reserved				
				10	HMVIP High-Speed Multiplexed Mode:				
					Receive interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and out-put to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the last two bits of the previous E1 frame and the first two bits of the current E1 frame.				
				11	H.100 High-Speed Multiplexed Mode: Receive interface is taking data from the four LIU input channels 0 through 3 and byte-multiplexing the four-channel data into one 16.384MHz serial stream and output to channel 0 of the Receive Serial Output (RxSER). The RxSYNC signal pulses "High" during the last bit of the previous E1 frame and the first bit of the current E1 frame.				
				RxSERCLK is an in RxSYNC is an inputhe length of RxSN RxSER is the high- Note: In high spe	ne Interface signals include: Input clock at 16.384MHz It signal which indicates the multiplexed frame boundary. If MC depends on the multiplexed mode selected. Is speed data output I wed mode, receive data is clocked out on the rising edge of the clock edge.				



REV. 1.0.0

TABLE 36: PRBS CONTROL AND STATUS REGISTER 1 (PRBSCSR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSTyp	R/W	0	PRBS Pattern Type This bit selects the type of PRBS pattern that the E1 Transmit/ Receive framer will generate or detect. PRBS 15 (X ¹⁵ + X ¹⁴ +1) Polynomial or QRTS (Quasi-Random Test Signal) Pattern can be generated by the transmit or receive framer depending on whether PRBS switch function is enabled or not (bit 3 in register 0xN121). If the PRBS Switch function is disabled, E1 transmit framer will generate either PRBS 15 or QRTS pattern and output to the line interface. PRBS 15 or QRTS pattern depends on the setting of this bit. If the PRBS Switch function is enabled, E1 receive framer will generate either PRBS 15 or QRTS pattern and output to the receive back plane interface. PRBS 15 or QRTS pattern depends on the setting of this bit. 0 = Enables the PRBS 15 (X ¹⁵ + X ¹⁴ +1) Polynomial generation. 1 = Enables the QRTS (Quasi-Random Test Signal) pattern generation.
6	ERRORIns	R/W	0	Error Insertion This bit is used to insert a single BERT error to the transmit or receive output depending on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If the BERT Switch function is disabled, E1 transmit framer will insert a single BERT error and output to the line interface if this bit is enabled. If the BERT Switch function is enabled, E1 receive framer will insert a single BERT error and output to the receive back plane interface if this bit is enabled. A '0' to '1' transition will cause one output bit inverted in the BERT stream. Note: This bit only works if BERT generation is enabled.
5	DATAInv	R/W	0	BERT Data Invert: This bit inverts the Transmit BERT output data and the Receive BERT input data. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If the BERT Switch function is disabled and if this bit is enabled, E1 transmit framer will invert the BERT data before it outputs to the line interface, and the E1 receive framer will invert the incoming BERT data before it receives it. If the BERT Switch function and this bit are both enabled, E1 receive framer will invert the BERT data before it outputs to the line interface, and the E1 transmit framer will invert the incoming BERT data before it receives it. 0 - Transmit and Receive Framer will NOT invert the Transmit and Receive BERT data. 1 - Transmit and Receive Framer will invert the Transmit and Receive BERT data.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 36: PRBS CONTROL AND STATUS REGISTER 1 (PRBSCSR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
4	RxBERTLock	RO	0	Lock Status This bit indicates whether or not the Receive or Transmit BERT lock has obtained. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If the BERT Switch function is disabled, E1 receive framer will declare LOCK if BERT has locked onto the input pattern. If the BERT Switch function is disabled, E1 transmit framer will declare LOCK if BERT has locked onto the input pattern. 0 = Indicates the Receive BERT has not Locked onto the input patterns. 1 = Indicates the Receive BERT has locked onto the input patterns.
3	RxBERTEnb	R/W	0	Receive BERT Detection/Generation Enable This bit enables or disables the receive BERT pattern detection or generation. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If the BERT switch function is disabled and if this bit is enabled, E1 Receive Framer will detect the incoming BERT pattern from the line side and declare BERT lock if incoming data locks onto the BERT pattern. If the BERT switch function and this bit are both enabled, E1 Transmit Framer will detect the incoming BERT pattern from the transmit backplane interface and declare BERT lock if incoming data locks onto the BERT pattern. 0 = Disables the Receive BERT pattern detection. 1 = Enables the Receive BERT pattern detection.
2	TxBERTEnb	R/W	0	Transmit BERT Generation Enable This bit enables or disables the Transmit BERT pattern generator. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). If BERT switch function is disabled, E1 Transmit Framer will generate the BERT pattern to the line side if this bit is enabled. If BERT switch function is enabled, E1 Receive Framer will generate the BERT pattern to the receive backplane interface if this bit is enabled. 0 = Disables the Transmit BERT pattern generator. 1 = Enables the Transmit BERT pattern generator.
1	RxBypass	R/W	0	Receive Framer Bypass This bit enables or disables the Receive E1 Framer bypass. 0 = Disables the Receive E1 framer Bypass. 1 - Enables the Receive E1 Framer Bypass
0	TxBypass	R/W	0	Transmit Framer Bypass This bit enables or disables the Transmit E1 Framer bypass. 0 = Disables the Transmit E1 framer Bypass. 1 - Enables the Transmit E1 Framer Bypass





HEX ADDRESS: 0xN125

TABLE 37: LOOPBACK CODE CONTROL REGISTER (LCCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	Reserved	-	-	For T1 mode only

TABLE 38: TRANSMIT LOOPBACK CODER REGISTER (TLCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	Reserved	-	-	For T1 mode only

TABLE 39: RECEIVE LOOPBACK ACTIVATION CODE REGISTER (RLACR) 0xN126

HEX ADDRESS:

HEX ADDRESS: 0xN127

HEX ADDRESS: 0xN129

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	Reserved			For T1 mode only

TABLE 40: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER (RLDCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	Reserved			For T1 mode only

TABLE 41: DEFECT DETECTION ENABLE REGISTER (DDER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	DEFDET	R/W		For defect detection per ANSI T1.231-1997 and T1.403-1999, user should leave this bit set to '1'.



TABLE 42: TRANSMIT Sa SELECT REGISTER (TSASR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSa8SEL	R/W	0	Transmit Sa8 bit select This bit determines whether National Bit (Sa8) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa8 register (Register address = 0xN137). 0 = Selects Sa 8 to be inserted from the Transmit Serial input (TxSER_n) input pin. 1 = Selects Sa 8 to be inserted from the Transmit Sa8 Register (Register address = 0xN137)
6	TxSa7SEL	R/W	0	Transmit Sa7 bit select This bit determines whether National Bit (Sa7) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa7 register (Register address = 0xN136). 0 = Selects Sa 7 to be inserted from the Transmit Serial input (TxSER_n) input pin. 1 = Selects Sa 7 to be inserted from the Transmit Sa7 Register (Register address = 0xN136)
5	TxSa6SEL	R/W	0	Transmit Sa6 bit select This bit determines whether National Bit (Sa6) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa6 register (Register address = 0xN135). 0 = Selects Sa 6 to be inserted from the Transmit Serial input (TxSER_n) input pin. 1 = Selects Sa 6 to be inserted from the Transmit Sa6 Register (Register address = 0xN135)
4	TxSa5SEL	R/W	0	Transmit Sa5bit select This bit determines whether National Bit (Sa5) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa5 register (Register address = 0xN134). 0 = Selects Sa 5 to be inserted from the Transmit Serial input (TxSER_n) input pin. 1 = Selects Sa 5 to be inserted from the Transmit Sa5 Register (Register address = 0xN134)
3	TxSa4SEL	R/W	0	Transmit Sa4 bit select This bit determines whether National Bit (Sa4) is inserted from the transmit serial input (TxSER_n) pin or from the Transmit Sa4 register (Register address = 0xN133). 0 = Selects Sa 4 to be inserted from the Transmit Serial input (TxSER_n) input pin. 1 = Selects Sa 4 to be inserted from the Transmit Sa4 Register (Register address = 0xN133)

XRT86VX38A





HEX ADDRESS: 0xN130

REV. 1.0.0

TABLE 42: TRANSMIT Sa SELECT REGISTER (TSASR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	LB1ENB	R/W	0	Local Loopback 1 auto enable This bit enables or disables local loopback mode when the National bits (Sa5, Sa6) and the A bit (remote alarm bit) received from the transmit backplane interface follows a specific pattern.
				Local loopback is activated when the National Bits (Sa5, Sa 6) and A bit (remote alarm bit) follow the following pattern from the transmit serial input. (TxSER_n pin)
				Sa5 = 00000000 occur for 8 consecutive times
				Sa6 = 11111111 occur for 8 consecutive times
				A = 11111111 occur for 8 consecutive times
				Note: This feature only works if Sa bits are provided from the transmit serial input pin (TxSER_n)
1	LB2ENB	R/W	0	Local Loopback 2 auto enable
				This bit enables or disables local loopback mode when the National bits (Sa5, Sa6) received from the transmit backplane interface follows a specific pattern.
				Local loopback is activated when the National Bits (Sa5, Sa 6) and A bit (remote alarm bit) follow the following pattern from the transmit serial input. (TxSER_n pin)
				Sa5 = 00000000 occur for 8 consecutive times, and
				Sa6 = 10101010 occur for 8 consecutive times, and
				A = 11111111 occur for 8 consecutive times
				Note: This feature only works if Sa bits are provided from the transmit serial input pin (TxSER_n)
0	LBRENB	R/W	0	Local Loopback release enable
				This bit releases the local loopback mode when the National bits (Sa5, Sa6) received from the transmit backplane interface follows a specific pattern.
				Local loopback is released when the National Bits (Sa5, Sa 6) follow the following pattern from the transmit serial input. (TxSER_n pin) Sa5 = 00000000 occur for 8 consecutive times
				Sa6 = 00000000 occur for 8 consecutive times
				NOTE: This feature only works if Sa bits are provided from the transmit serial input pin (TxSER_n)

TABLE 43: TRANSMIT Sa AUTO CONTROL REGISTER 1 (TSACR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	LOSLFA_1_ENB	R/W	0	LOS/LFA 1 automatic transmission This bit enables the automatic Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Sa5 bit as '1', and Sa6 bit as '0' pattern. See Table 44 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS or LFA conditions.
6	LOS_1_ENB	R/W	0	LOS 1 automatic transmission This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) condition. Upon detecting Loss of Signal condition, E1 framer will transmit the Alarm bit (A bit) as '1', Sa5 bit as '1', and Sa6 bit as '1110' pattern. See Table 44 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS condition.
5	LOSLFA_2_ENB	R/W	0	LOS/LFA 2 automatic transmission This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Alarm bit (A bit) as '1', Sa5 bit as '0', and Sa6 bit as '0' pattern. See Table 44 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS or LFA conditions.
4	LOSLFA_3_ENB	R/W	0	LOS/LFA 3 automatic transmission This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', and Sa6 bit as '1100' pattern. See Table 44 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS/LFA conditions.
3	LOSLFA_4_ENB	R/W	0	LOS/LFA 4 automatic transmission This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) or Loss of frame alignment (LFA) condition. Upon detecting Loss of Signal or Loss of Frame alignment condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', and Sa6 bit as '1110' pattern. See Table 44 for the transmit Sa5, Sa6, and A bit pattern upon detecting LOS/LFA conditions.
2	NOP_ENB	R/W	0	Reserved





REV. 1.0.0

TABLE 43: TRANSMIT Sa AUTO CONTROL REGISTER 1 (TSACR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	NOP_LOSLFA_ENB	R/W	0	Reserved
0	LOS_2_ENB	R/W	0	LOS 3 automatic transmission
				This bit enables the auto Sa-bit transmission upon detecting Loss of Signal (LOS) condition.
				Upon detecting Loss of Signal condition, E1 framer will transmit the Sa5 and Sa6 bit as an Auxiliary (10101010) pattern
				See Table 44 for the transmit Sa5, Sa6, and A bit format upon detecting LOS condition.

The following table demonstrates the conditions on the receive side which trigger the Automatic Sa, and A bit transmission when TSACR1 bits are enabled.

TABLE 44: CONDITIONS ON RECEIVE SIDE WHEN TSACR1 BITS ARE ENABLED

CONDITIONS	Actions	S - SENDING	PATTERN	COMMENTS
CONDITIONS	Α	Sa5	SA6	COMMENTS
LOSLFA_1_ENB: Loss of signal or Loss of frame alignment	X	1	0000	LOS/LFA at TE (FC2)
LOS_1_ENB: Loss of signal	1	1	1110	LOS (FC3)
LOSLFA_2_ENB: LOS or LFA	1	0	0000	LOS/LFA (FCL)
LOSLFA_3_ENB: LOS or LFA	0	1	1100	LOS/LFA (FC4)
LOSLFA_4_ENB: LOS or LFA	0	1	1110	LOS/LFA (FC3&FC4)
NOP_ENB: Loss of power	0	1	1000	Loss of power at NT1
NOP_LOSLFA_ENB: Loss of power and LOS or LFA	1	1	1000	Loss of power and LOS/LFA
LOS_2_ENB: LOS	Α	UXP patter	n	LOS (FC1). Transmit AUXP pattern

TABLE 45: TRANSMIT Sa AUTO CONTROL REGISTER 2 (TSACR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	AIS_1_ENB	R/W	0	AIS reception This bit enables the automatic Sa-bit transmission upon detecting AIS condition. Upon detecting the AIS condition, E1 framer will transmit the Alarm bit (A bit) as '1', Sa5 bit as '1', and Sa6 bit as '1'. See Table 46 for the transmit Sa5, Sa6, and A bit pattern upon detecting AIS condition.
6	AIS_2_ENB	R/W	0	AlS reception This bit enables the automatic Sa-bit transmission upon detecting AlS condition. Upon detecting the AlS condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', and Sa6 bit as '1'. See Table 46 for the transmit Sa5, Sa6, and A bit pattern upon detecting AlS condition.
5	Reserved	-	-	Reserved
4	Reserved	-	-	Reserved
3	CRCREP_ENB[1]	R/W	0	CRC report These two bits enable the automatic Sa-bit transmission upon
2	CRCREP_ENB[0]	R/W	0	detecting Far End Block Error (i.e. received E bit = 0). Upon detecting the Far End Block Error (FEBE) condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', Sa6 bit as '0000', and E bit as '0' pattern if these two bits are set to '01'. If these two bits are set to '10', E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '0', Sa6 bit as '0000', and E bit as '0' pattern upon detecting the Far End Block Error (FEBE). If these two bits are set to '11', E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', Sa6 bit as '0001', and E bit as '1' pattern upon detecting the Far End Block Error (FEBE). See Table 46 for the transmit Sa5, Sa6, E, and A bit pattern upon detecting FEBE condition.
0	CRCDET_ENB	R/W	0	CRC detection This bit enables the automatic Sa-bit transmission upon detecting CRC-4 error condition. Upon detecting CRC-4 error condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', Sa6 bit as '0010', and E bit as '1' pattern. See Table 46 for the transmit Sa5, Sa6, E, and A bit pattern upon detecting CRC-4 error condition. CRC report and detect
	DET_ENB			This bit enables automatic Sa-bit transmission upon detecting both Far End Block Error (FEBE) and CRC-4 error conditions. Upon detecting both Far End Block Error (FEBE) and CRC-4 error condition, E1 framer will transmit the Alarm bit (A bit) as '0', Sa5 bit as '1', Sa6 bit as '0011', and E bit as '1' pattern. See Table 46 for the transmit Sa5, Sa6, E, and A bit pattern upon detecting both FEBE and CRC-4 error conditions.

XRT86VX38A





REV. 1.0.0

The following table demonstrates the conditions on receive side which trigger the Automatic Sa, E, and A bits transmission when TSACR2 bits are enabled.

TABLE 46: CONDITIONS ON RECEIVE SIDE WHEN TSACR2 BITS ENABLED

Conditions	ACTIONS - SENDING PATTERN FOR				
CONDITIONS	Α	Sa5	Sa6	E	
AIS_1_ENB	1	1	1111	Χ	
AIS_2_ENB	0	1	1111	Х	
CRCREP_ENB = 01, CRC reported (E = 0)	0	1	0000	0	
CRCREP_ENB = 10, CRC reported	0	0	0000	0	
CRCREP_ENB = 11, CRC reported	0	1	0001	1	
CRCDET_ENB	0	1	0010	1	
CRCDET/REP_ENB	0	1	0011	1	

TABLE 47: TRANSMIT Sa4 REGISTER (TSA4R)

HEX ADDRESS: 0xN133

HEX ADDRESS: 0xN134

HEX ADDRESS: 0xN135

HEX ADDRESS: 0xN136

N-OPERATION
es the transmit Sa4 bits if data link and if Sa4 is inserted from register. I10A = 1 and TxSa4SEL bit in reg- in the Sa4 position in frame 2 of f this register is transmitted in the
1

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 48: TRANSMIT Sa5 REGISTER (TSA5R)


Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	TxSa5[7:0]	R/W	111111111	Transmit Sa5 Sequence
				The content of this register sources the transmit Sa5 bits if data link selects Sa 5 bit for transmission and if Sa5 is inserted from register.
				(i.e. TxSa5ENB bit in register $0xN10A = 1$ and TxSa5SEL bit in register $0xN130 = 1$).
				Bit 7 of this register is transmitted in the Sa5 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa5 position in frame 4 of the CRC-4 multiframe,etc.

TABLE 49: TRANSMIT Sa6 REGISTER (TSA6R)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	TxSa6[7:0]	R/W	111111111	Transmit Sa6 Sequence
				The content of this register sources the transmit Sa6 bits if data link selects Sa 6 bit for transmission and if Sa6 is inserted from register.
				(i.e. $TxSa6ENB$ bit in register $0xN10A = 1$ and $TxSa6SEL$ bit in register $0xN130 = 1$).
				Bit 7 of this register is transmitted in the Sa6 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa6 position in frame 4 of the CRC-4 multiframe,etc.

TABLE 50: TRANSMIT Sa7 REGISTER (TSA7R)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	TxSa7[7:0]	R/W		Transmit Sa7 Sequence The content of this register sources the transmit Sa7 bits if data link selects Sa 7 bit for transmission and if Sa7 is inserted from register. (i.e. TxSa7ENB bit in register 0xN10A = 1 and TxSa7SEL bit in register 0xN130 = 1). Bit 7 of this register is transmitted in the Sa7 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa7 position in frame 4 of the CRC-4 multiframe,etc.





HEX ADDRESS: 0xN13B

REV. 1.0.0

TABLE 51: TRANSMIT Sa8 REGISTER (TSA8R)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	TxSa8[7:0]	R/W	11111111	Transmit Sa8 Sequence The content of this register sources the transmit Sa8 bits when data link selects Sa 8 bit for transmission and if Sa8 is inserted from register. (i.e. TxSa8ENB bit in register 0xN10A = 1 and TxSa8SEL bit in register 0xN130 = 1). Bit 7 of this register is transmitted in the Sa8 position in frame 2 of the CRC-4 multiframe, and bit 6 of this register is transmitted in the Sa8 position in frame 4 of the CRC-4 multiframe,etc.

TABLE 52: TRANSMIT SS7 LSSU SF1 REGISTERS (TSS7LSSUSF1R) HEX ADDRESS: 0xN138 - 0xN13A

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	SF1[7:0]	R/W	00000000	Reserved for future

Note1: SS7 Controller #1 = 0xN138, SS7 Controller #2 = 0xN139, SS7 Controller #3 = 0xN13A.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 53: RECEIVE SA4 REGISTER (RSA4R)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxSa4[7:0]	RO	00000000	Received Sa4 Sequence
				The content of this register stores the Sa 4 bits in the most recently received CRC-4 multiframe. This register is updated when the entire multiframe is received.
				This register will show the contents of the received Sa4 bits if data link selects Sa4 bit for reception. (i.e.RxSa4ENB bit in register 0xN10Ch = 1).
				Bit 7 of this register indicates the received Sa4 bit in frame 2 of the CRC-4 multiframe, and bit 6 of this register indicates the received Sa4 bit in frame 4 of the CRC-4 multiframe,etc.



TABLE 54: RECEIVE SA5 REGISTER (RSA5R)

LIEV	VDDBEec.	OVNI420

HEX ADDRESS: 0xN13D

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxSa5[7:0]	RO	00000000	Received Sa5 Sequence The content of this register stores the Sa 5 bits in the most recently received CRC-4 multiframe. This register is updated when the entire multiframe is received. This register will show the contents of the received Sa5 bits if data link selects Sa5 bit for reception. (i.e.RxSa5ENB bit in register 0xN10Ch = 1). Bit 7 of this register indicates the received Sa5 bit in frame 2 of the CRC-4 multiframe, and bit 6 of this register indicates the received Sa5 bit in frame 4 of the CRC-4 multiframe,etc.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 55: RECEIVE SA6 REGISTER (RSA6R)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxSa6[7:0]	RO		Received Sa6 Sequence The content of this register stores the Sa 6 bits in the most recently received CRC-4 multiframe. This register is updated when the entire multiframe is received. This register will show the contents of the received Sa6 bits if data link selects Sa6 bit for reception. (i.e.RxSa6ENB bit in register 0xN10Ch = 1). Bit 7 of this register indicates the received Sa6 bit in frame 2 of the CRC-4 multiframe, and bit 6 of this register indicates the received Sa6 bit in frame 4 of the CRC-4 multiframe,etc.

HEX ADDRESS: 0xN13F

TABLE 56: RECEIVE SA7 REGISTER (RSA7R)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxSa7[7:0]	RO	00000000	Received Sa7 Sequence The content of this register stores the Sa 7 bits in the most recently received CRC-4 multiframe. This register is updated when the entire multiframe is received. This register will show the contents of the received Sa7 bits if data link selects Sa7 bit for reception. (i.e.RxSa7ENB bit in register 0xN10Ch = 1). Bit 7 of this register indicates the received Sa7 bit in frame 2 of the CRC-4 multiframe, and bit 6 of this register indicates the received Sa7 bit in frame 4 of the CRC-4 multiframe,etc.

TABLE 57: RECEIVE SA8 REGISTER (RSA8R)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxSa8[7:0]	RO	00000000	Received Sa8 Sequence
				The content of this register stores the Sa 8 bits in the most recently received CRC-4 multiframe. This register is updated when the entire multiframe is received.
				This register will show the contents of the received Sa8 bits if data link selects Sa8 bit for reception. (i.e.RxSa8ENB bit in register 0xN10Ch = 1).
				Bit 7 of this register indicates the received Sa8 bit in frame 2 of the CRC-4 multiframe, and bit 6 of this register indicates the received Sa8 bit in frame 4 of the CRC-4 multiframe,etc.

TABLE 58: DATA LINK CONTROL REGISTER (DLCR2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
7	Reserved	-	-	Reserved. Please set this bit to'0' for normal operation.	
6	MOS ABORT Disable	R/W	0	MOS ABORT Disable:	
				This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller # 2. If the user enables this feature, then Transmit HDLC Controller block # 2 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message.	
				If the user disables this feature, then the Transmit HDLC Controller Block # 2 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature	
				1 - Disables the "Automatic MOS Abort" feature	
5	Rx_FCS_DIS	R/W	0	Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 2 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification	
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #2 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC2 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.	
3	Tx_ABORT	R/W	0	Transmit ABORT This bit configures the Transmit HDLC Controller Block #2 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 2 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 2 to transmit the ABORT Sequence.	

XRT86VX38A

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION



TABLE 58: DATA LINK CONTROL REGISTER (DLCR2)

HEX ADDRESS: 0xN143

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Tx_IDLE	R/W	0	Transmit Idle (Flag Sequence Byte) This bit configures the Transmit HDLC Controller Block #2 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). 0 - Configures the Transmit HDLC Controller Block # 2 to transmit data-link information in a "normal" manner. 1 - Configures the Transmit HDLC Controller block # 2 to transmit a repeating string of Flag Sequence Octets (0x7E). Note: This bit is ignored if the Transmit HDLC2 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.
1	Tx_FCS_EN	R/W	0	Transmit LAPD Message with Frame Check Sequence (FCS) This bit permits the user to configure the Transmit HDLC Controller block # 2 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message. 0 - Configures the Transmit HDLC Controller block # 2 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message. 1 - Configures the Transmit HDLC Controller block # 2 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message. Note: This bit is ignored if the transmit HDLC2 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.
0	MOS/BOS	R/W	0	Message Oriented Signaling/Bit Oriented Signaling Send This bit permits the user to enable LAPD transmission through HDLC Controller Block # 2 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames. 0 - Transmit HDLC Controller block # 2 BOS message Send. 1 - Transmit HDLC Controller block # 2 MOS message Send. Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.

TABLE 59: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxHDLC2 BUFAvail/ BUFSel	R/W	0	Transmit HDLC2 Buffer Available/Buffer Select This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. If the user is writing data into this register bit: 0 - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within "Transmit HDLC2 Buffer # 0", via the Data Link channel to the remote terminal equipment. 1 - Configures the Transmit HDLC2 Controller to read out and transmit the data, residing within the "Transmit HDLC2 Buffer #1", via the Data Link channel to the remote terminal equipment. If the user is reading data from this register bit: 0 - Indicates that "Transmit HDLC2 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC2 Message Buffer, he/she should proceed to write this message into "Transmit HDLC2 Buffer # 0" - Address location: 0xN600. 1 - Indicates that "Transmit HDLC2 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC2 Message Buffer, he/she should proceed to write this message into "Transmit HDLC2 Buffer # 1" - Address location: 0xN700. Note: If one of these Transmit HDLC2 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC2 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the in-
6-0	TDLBC[6:0]	R/W	0000000	use buffer is not permitted. Transmit HDLC2 Message - Byte Count
				The exact function of these bits depends on whether the Transmit HDLC 2 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. In BOS MODE: These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC2 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. In MOS MODE: These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.



REV. 1.0.0

TABLE 60: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	Receive HDLC2 Buffer-Pointer This bit Identifies which Receive HDLC2 buffer contains the most recently received HDLC2 message. 0 - Indicates that Receive HDLC2 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC2 Buffer # 1 contains the contents of the most recently received HDLC message.
6-0	RDLBC[6:0]	R/W	0000000	Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #2 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC2 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC2 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.

TABLE 61: TRANSMIT SS7 MINIMUM FLAG COUNT REGISTER (TSS7MFCR) HEX ADDRESS: 0xN152

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	Flag Count	R/W	00000101	Minimum number of flags between 2 messages in SS7 mode.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 62: DATA LINK CONTROL REGISTER (DLCR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION	
7	Reserved	-	-	Reserved. Please set this bit to'0' for normal operation.	
6	MOS ABORT Disable	R/W	0	MOS ABORT Disable: This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller #3. If the user enables this feature, then Transmit HDLC Controller block #3 will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message. If the user disables this feature, then the Transmit HDLC Controller Block #3 will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message. 0 - Enables the "Automatic MOS Abort" feature 1 - Disables the "Automatic MOS Abort" feature	
5	Rx_FCS_DIS	R/W	0	Receive Frame Check Sequence (FCS) Verification Enable/Disable This bit permits the user to configure the Receive HDLC Controller Block # 3 to compute and verify the FCS value within each incoming LAPD message frame. 0 - Enables FCS Verification 1 - Disables FCS Verification	
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block #3 to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC1 buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.	
3	Tx_ABORT	R/W	0	Transmit ABORT This bit configures the Transmit HDLC Controller Block #3 to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal. 0 - Configures the Transmit HDLC Controller Block # 3 to function normally (e.g., not transmit the ABORT sequence). 1 - Configures the Transmit HDLC Controller block # 3 to transmit the ABORT Sequence.	





TABLE 62: DATA LINK CONTROL REGISTER (DLCR3)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
2	Tx_IDLE	R/W	0	Transmit Idle (Flag Sequence Byte) This bit configures the Transmit HDLC Controller Block #3 to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages). 0 - Configures the Transmit HDLC Controller Block # 3 to transmit data-link information in a "normal" manner. 1 - Configures the Transmit HDLC Controller block # 3 to transmit a repeating string of Flag Sequence Octets (0x7E). NOTE: This bit is ignored if the Transmit HDLC3 controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.	
1	Tx_FCS_EN	R/W	0	Transmit LAPD Message with Frame Check Sequence (FCS) This bit permits the user to configure the Transmit HDLC Controller block # 3 to compute and append FCS octets to the "back-end" of each outbound MOS data-link message. 0 - Configures the Transmit HDLC Controller block # 3 to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message. 1 - Configures the Transmit HDLC Controller block # 3 TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message. Note: This bit is ignored if the transmit HDLC3 controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.	
0	MOS/BOS	R/W	0	Message Oriented Signaling/Bit Oriented Signaling Send This bit permits the user to enable LAPD transmission through HDLC Controller Block # 3 using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames. 0 - Transmit HDLC Controller block # 3 BOS message Send. 1 - Transmit HDLC Controller block # 3 MOS message Send. Note: This is not an Enable bit. This bit must be set to "0" each time a BOS is to be sent.	

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 63: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR3)

FUNCTION TYPE **DEFAULT** Віт **DESCRIPTION-OPERATION** TxHDLC3 BUFAvail/ R/W 0 Transmit HDLC3 Buffer Available/Buffer Select **BUFSel** This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below. If the user is writing data into this register bit: 0 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within "Transmit HDLC3 Buffer # 0", via the Data Link channel to the remote terminal equipment. 1 - Configures the Transmit HDLC3 Controller to read out and transmit the data, residing within the "Transmit HDLC3 Buffer #1", via the Data Link channel to the remote terminal equipment. If the user is reading data from this register bit: 0 - Indicates that "Transmit HDLC3 Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into "Transmit HDLC3 Buffer # 0" - Address location: 0xN600. 1 - Indicates that "Transmit HDLC3 Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC3 Message Buffer, he/she should proceed to write this message into Transmit HDLC3 Buffer # 1" - Address location: 0xN700. NOTE: If one of these Transmit HDLC3 buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC3 controller, then this bit will automatically reflect the value corresponding to the next available buffer when it is read. Changing this bit to the inuse buffer is not permitted. 6-0 TDLBC[6:0] R/W 0000000 Transmit HDLC3 Message - Byte Count The exact function of these bits depends on whether the Transmit HDLC 3 Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment. In BOS MODE: These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC3 controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times. In MOS MODE: These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.

REV. 1.0.0

TABLE 64: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	Receive HDLC3 Buffer-Pointer This bit Identifies which Receive HDLC3 buffer contains the most recently received HDLC1 message. 0 - Indicates that Receive HDLC3 Buffer # 0 contains the contents of the most recently received HDLC message. 1 - Indicates that Receive HDLC3 Buffer # 1 contains the contents of the most recently received HDLC message.
6-0	RDLBC[6:0]	R/W	0000000	Receive HDLC Message - byte count The exact function of these bits depends on whether the Receive HDLC Controller Block #3 is configured to receive MOS or BOS messages. In BOS Mode: These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC3 controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated. In MOS Mode: These seven bits contain the size in bytes of the HDLC3 message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.

TABLE 65: TRANSMIT SS7 CONTROL REGISTERS 0 (TSS7CR0) HEX ADDRESS: 0xN159 to 0xN15B

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
7	Reserved	RW	0		
6	MOS-A	RW	0	1: Insert MOS abort	
5	FCS check Rx disable	RW	0	1: Disable FCS check on Rx	
4	AutoRx	RW	0	1: Automatically receive compare	
3	ABORT	RW	0	1: Start abort sequence	
2	IDLE	RW	0	1: Insert flag characters on Tx	
1	FCS Tx	RW	0	1: Include FCS on Tx	
0	MSU enable	RW	0	Send MSU/MOS message, Auto clear	

Note1: SS7 Controller #1 = 0xN159, SS7 Controller #2 = 0xN15A, SS7 Controller #3 = 0xN15B.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 66: TRANSMIT SS7 CONTROL REGISTERS 1 (TSS7CR1) HEX ADDRESS: 0xN15C to 0xN15E

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	RW	0	
3	Load configuration	RW	0	1: load FSN/BSN/LI/SF0/SF1 to controller register, Auto clear after loading.
2	Error threshold	RW	0	0: 32 1: 64
1	Reserved	RW	0	
0	SS7 enable	RW	0	0: disable 1: enable

Note1: SS7 Controller #1 = 0xN15C, SS7 Controller #2 = 0xN15D, SS7 Controller #3 = 0xN15E.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.



TABLE 67: BERT CONTROL REGISTER (BCR)

HEX ADDRESS: 0xN163

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	R/W	0	Reserved
3-0	BERT[3:0]	R/W	0000	BERT Pattern Select 0010 = PRBS X20 + X3 + 1 0011 = QRSS X20 + X17 + 1 0100 = All Ones 0101 = All Zeros 0110 = 3 in 24 0111 = 1 in 8 1000 = 55 Octet Pattern 1001 = Daly Pattern 1010 = PRBS X20 + X17 + 1 Others = Invalid

BERT Pattern Definitions

3 in 24

0001 0001 0000 0001 0000 0000 ...

1 in 8

0000 0010 ...

55 Octet (Unframed)

This pattern is shown in HEX format for simplification purposes.

Daly Pattern (Framed)

This pattern is shown in HEX format for simplification purposes.

1.1 E1 Synchronization status message

E1 synchronization messages are sent through the National Bits (Sa4, Sa5, Sa6, Sa7, or Sa8) bits or the Si International bit by using a BOC (Bit Oriented Code) controller within the XRT86VX38A device. The MSB of the BOC code is sent first in frame 2 of the CRC multi frame. The SSM message that are used in typical BITS applications are shown below.

TABLE 68: E1 SSM MESSAGES

QUALITY LEVEL	DESCRIPTION	BOC CODE
0	Quality unknown (existing sync network)	0000
1	Reserved	0001
2	Rec. G.811 (Traceable to PRS)	0010
3	Reserved	0011
4	SSU-A (Traceable to SSU type A, see G.812)	0100
5	Reserved	0101
6	Reserved	0110
7	Reserved	0111
8	SSU-B (Traceable to SSU type B, see G.12)	1000
9	Reserved	1001
10	Reserved	1010
11	Synchronous Equipment Timing Source	1011
12	Reserved	1100
13	Reserved	1101
14	Reserved	1110
15	Do not use for synchronization	1111

1.2 E1 BOC Receiver

If enabled, the E1 BOC receiver will monitor the National bits or the Si bit for SSM messages with various features being supported. Some of these features are Change of Status Alarm, 3 independent pre-set codes for matching validation (each having its own alarm), filter settings for consecutive pattern qualification, and many more.

1.3 E1 BOC Transmitter

The E1 BOC transmitter will automatically insert an SSM message in the correct National bit or Si bit that is selected. Once the message is stored in the TSSM register, Bit 0=1 sends the message.



BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
BOCSource	RMF[1:0]		RBOCE	BOCR	RBF[1:0]		SBOC
R/W	R/W	R/W	R/W	Auto Clear	R/W	R/W	Auto Clear
0	0	0	0	0	0	0	0

BIT 7 - BOC Source Select

This bit is used to select the source and destination of the BOC message. By default, the BOC will use the National Bits. To use the Si International Bit, set this bit to '1'. When a BOC message is enabled, it takes priority over the normal SaN transmission. In addition, only one SaN register bit can be enabled at one time when transmitting BOC messages.

- } 0 Sa National Bits (Only one of the five Sa bits can be chosen for SSM transmission at a time, see register 0xN10Ah)
- 1 Si International Bits (CRC Multi-Frame must be enabled and bits CRCC[1:0] in register 0xn11B cannot be 2'b11)

BITS [6:5] - Receive Match Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive Match Event is set. This filter applies to all three Match Event alarms, but not for the RSSM alarm.

- } 00 None
- } 01 3 consecutive patterns
- } 10 5 consecutive patterns
- } 11 7 consecutive patterns

BIT 4 - Receive BOC Enable

This bit is used to enable the BOC receiver. For clarification, BOC messages can only be processed through the National bits or Si International bit.

- } 0 Disabled
- } 1 Enable Receive BOC

BIT 3 - BOC Reset

This bit is used to reset the receive BOC controller. The function of this bit is to reset all the BOC register values to their default values, except the BOC Interrupt registers. This register bit is automatically set back to '0' so that the user only needs to write '1' to send a subsequent reset.

} 1 - Reset BOC

BITS [2:1] -Receive BOC Filter Bits

These bits are used to set the number of consecutive error free patterns that must be received before the receive BOC alarm indication is set and the RSSM Valid Register is updated. This filter does NOT apply to the RSSM Matching Event registers. The 3 RSSM Matching Event Registers have a separate filter that applies equally to all three matching registers. Therefore, there are a total of 2 filters.

- } 00 None
- } 01 3 consecutive patterns
- } 10 5 consecutive patterns
- } 11 7 consecutive patterns

BIT 0 - Send BOC Message

This bit is used to transmit the stored BOC message in the transmit SSM register. This register bit is automatically set back to '0' so that the user only needs to write '1' to send a subsequent BOC message.

- } 0 Normal Operation
- } 1 Send BOC Message

TABLE 70: RECEIVE SSM REGISTER (RSSMR 0xN171H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
PrevRBOC[3:0]				RBOC[3:0]			
RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0

BITS [7:4] - Previous BOC Message

These bits contain the previous SSM message that was received for storage purposes. For the most recently received message, see Bits[3:0] in this register.

BITS [3:0] - Receive BOC Message

These bits contain the most recently received BOC message if the filter setting has been meet in bits[2:1] of register 0xn170h. Once these bits have been updated, the previous message moves to bits[7:4] for storage purposes.

TABLE 71: RECEIVE SSM MATCH 1 REGISTER (RSSMMR1 0xN172H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
	Rese	erved		RSSMM1[3:0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BITS [7:4] - Reserved

BITS [3:0] - Receive SSM Match 1

These bits can be used to set an expected value to be compared to the actual receive SSM message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 72: RECEIVE SSM MATCH 2 REGISTER (RSSMMR2 0xN173H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
	Rese	erved		RSSMM2[3:0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BITS [7:4] - Reserved

BITS [3:0] - Receive SSM Match 2

These bits can be used to set an expected value to be compared to the actual receive SSM message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 73: RECEIVE SSM MATCH 3 REGISTER (RSSMMR3 0xN174H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
	Rese	erved		RSSMM3[3:0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BITS [7:4] - Reserved

BITS [3:0] - Receive SSM Match 3

These bits can be used to set an expected value to be compared to the actual receive SSM message. This register is one of three possible expected values that can be set. Upon a match of this register, an independent alarm will be set. In addition, this register has a filter for consecutive message validation.

TABLE 74: TRANSMIT SSM REGISTER (TSSMR 0xN175H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
	Rese	erved		TBOC[3:0]			
RW	RW	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	0

BITS [7:4] - Reserved

BITS [3:0] - Transmit BOC Message

These bits are used to store the BOC message to be transmitted out the National bits or Si International bit. Once the message has been stored in this register, Bit 0 within the BOC Control Register is used to automatically transmit the message.

Note: The TxBYTE Count register 0xN176h is used to set the number of repetitions for this BOC message before the all ones sequence is sent out. The default is one repetition. To send a continuous pattern, set the TxBTYE Count to zero.

TABLE 75: TRANSMIT SSM BYTE COUNT REGISTER (TSSMBCR 0xN176H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
TBCR[7:0]							
RW	RW	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	1

BITS [7:0] - Transmit Byte Count Value

These bits are used to store the amount of repetitions the Transmit BOC message will be sent before an all ones sequence. The default value is "1". If "0" is programmed into this register, the transmit BOC will be set continuously. To stop a continuous transmission, the TxBYTE count should be programmed to a definite value, and then re-send the BOC message.

TABLE 76: RECEIVE FAS SI REGISTER (RFASSIR 0xN177H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
			RFAS	Si[7:0]			
RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0

BITS [7:0] - Receive FAS Si Bits

These bits are used to store the most recently received International Bits (Si) from the FAS frames within the E1 multi-frame. These bits are updated on the multi-frame boundary.

TABLE 77: TRANSMIT FAS SI REGISTER (RFASSIR 0xN178H)

BIT7	7 BIT6 BIT5 BIT4		BIT3	BIT2	BIT1	BIT0	
TFASSi[7:0]							
RW	RW	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	0

BITS [7:0] - Transmit FAS Si Bits

These bits are used to store the International Bits (Si) to be transmitted in the FAS frames within the E1 multi-frame. These bits are transmitted, starting on the multi-frame boundary. If the BOC source is set to Si, then it will take priority over this register when enabled.

TABLE 78: TRANSMIT SS7 FSN REGISTERS (TSS7FSNR) HEX ADDRESS: 0xN17A to 0xN17C

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FIB	RW	0	Forward Indicator Bit
6-0	FSN[6:0]	RW		FSN contains the sequence number of the signal unit. LAPD Controller 1 = 0xN17A LAPD Controller 2 = 0xN17B LAPD Controller 3 = 0xN17C

Note1: SS7 Controller #1 = 0xN17A, SS7 Controller #2 = 0xN17B, SS7 Controller #3 = 0xN17C.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 79: TRANSMIT SS7 BSN REGISTERS (TSS7BSNR) HEX ADDRESS: 0xN17D to 0xN17F

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	BIB	RW	0	Backward Indicator Bit
6-0	BSN[6:0]	RW		BSN is used to acknowledge the receipt of signal units by the remote signal point. LAPD Controller 1 = 0xN17D LAPD Controller 2 = 0xN17E LAPD Controller 3 = 0xN17F

Note1: SS7 Controller #1 = 0xN17D, SS7 Controller #2 = 0xN17E, SS7 Controller #3 = 0xN17F.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.



TABLE 80: RECEIVE DS-0 MONITOR REGISTERS (RDS0MR) HEX ADDRESS: 0xN15F to 0xN16F (not including 0xN163) and 0xN1C0 to 0xN1CF

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxDS-0[7:0]	RO	00000000	Receive DS-0 Monitor
				TS20 = 0xN1C4
				TS21 = 0xN1C5
				TS22 = 0xN1C6
				TS23 = 0xN1C7 TS24= 0xN1C8
				TS25 = 0xN1C9
				TS26 = 0xN1CA
				TS27 = 0xN1CB
				TS28 = 0xN1CC
				TS29 = 0xN1CD
				TS30 = 0xN1CE $TS31 = 0xN1CF$

TABLE 81: TRANSMIT DS-0 MONITOR REGISTERS (TDS0MR) HEX ADDRESS: 0xN1D0 to 0xN1EF

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	TxDS-0[7:0]	RO		Transmit DS-0 Monitor The contents of these registers will display a direct copy of the value currently being processed by the transmit framer within the selected time slot. This value will reflect the data present at TxSER before any conditioning occurs. For time slot 0, read register 0xN1D0, for time slot 1, read 0xN1D1, etc. up to time slot 31 which is 0xN1EF.

TABLE 82: TRANSMIT SS7 LI REGISTERS (TSS7LIR) HEX ADDRESS: 0xN1F0 to 0xN1F2

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved	RW	00	
5-0		RW	000001	Length Indicator, the 6-bit LI can store values between zero and 63

Note1: SS7 Controller #1 = 0xN1F0, SS7 Controller #2 = 0xN1F1, SS7 Controller #3 = 0xN1F2.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 83: TRANSMIT SS7 LSSU SF0 REGISTERS (TSS7LSSUSF0R) HEX ADDRESS: 0xN1F3 to 0xN1F5

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-3	SFO[7:3] bits	RW	00000	Reserved for future
2-0	CBA Indication	RW	000	000 : SIO
				001 : SIN
				010 : SIE
				011 : SIOS
				100 : SIPO
				101 : SIB
				110 : reserved
				111 : reserved

Note1: SS7 Controller #1 = 0xN1F3, SS7 Controller #2 = 0xN1F4, SS7 Controller #3 = 0xN1F5.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 84: RECEIVE SS7 RXSOT DELAY COUNT REGISTER (RSS7RXSOTDCR) **HEX ADDRESS: 0xN1F6**

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	RW	0000	
3-0	Delay Byte Count	RW	0111	Bytes to be delayed before generating a RxSOT

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

HEX ADDRESS: 0x01FE

HEX ADDRESS: 0x01FF

REV. 1.0.0

TABLE 85: TRANSMIT ALARM TEST REGISTER (TATR)

HEX ADDRESS: 0xN1FB

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	AIS-CI pattern	RW	00	Transmit AIS-CI Test pattern
				00 = The AIS-CI signature sent contains 148ms of CI signature (8896/1184).
				01 = The AIS-CI signature sent contains 152ms of CI signature (8864/1216).
				10 = The AIS-CI signature sent contains 144ms of CI signature (8928/1152).
				11 = The AIS-CI signature sent contains 156ms of CI signature (8832/1248).
5-0	Reserved	RW	00000	

TABLE 86: DEVICE ID REGISTER (DEVID)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	DEVID[7:0]	RO	0x3C	DEVID This register is used to identify the XRT86VX38A Framer/LIU. The value of this register is 0x3Ch.

TABLE 87: REVISION ID REGISTER (REVID)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	REVID[7:0]	RO	00000010	REVID
				This register is used to identify the revision number of the XRT86VX38A. The value of this register for the first revision is A - 0xN1h.
				Note: The content of this register is subject to change when a newer revision of the device is issued.



HEX ADDRESS: 0xN300 TO 0xN31F



8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 88: TRANSMIT CHANNEL CONTROL REGISTER 0-31 (TCCR 0-31)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION			
7 6	LAPDcntl[1] LAPDcntl[0]	R/W	0	ured to use D/E time sl	ol none of the three Transmit LAPD controller is configot (Octets 0-31) for transmitting LAPD messages. sents the different settings of these two bits.			
				LAPDCNTL[1:0]	LAPD CONTROLLER SELECTED			
				00	Transmit LAPD Controller 1			
				01	Transmit LAPD Controller 2			
				10	The TxDE[1:0] bits in the Transmit Signaling and Data Link Select Register (TSDLSR - Register Address - 0xN10A, bit 3-2) determine the data source for D/E time slots.			
				11	Transmit LAPD Controller 3			
				transmission. I datalink for trai	nsmit LAPD Controllers can use D/E timeslots for However, only Transmit LAPD Controller 1 can use nsmission. Register 0xN300 represents D/E time slot			
5-4	Reserved	-	-	Reserved (For T1 mode only)				





TABLE 88: TRANSMIT CHANNEL CONTROL REGISTER 0-31 (TCCR 0-31)

HEX ADDRESS: 0xN300 to 0xN31F

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
3-0	TxCond(3:0)	R/W	0000	These bits allow internally gener terminal equipm different condition. Note: Register.	nel Conditioning for Timeslot 0 to 31 If the user to substitute the input PCM data (Octets 0-31) with ated Conditioning Codes prior to transmission to the remote ment on a per-channel basis. The table below presents the oning codes based on the setting of these bits. For address 0xN300 represents time slot 0, and address or represents time slot 31.
				TxCond[1:0]	CONDITIONING CODES
				0xN / 0xE	Contents of timeslot octet are unchanged.
				0x1	All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF
				0x2	Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA
				0x3	Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55
				0x4	Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Transmit Programmable User Code Register (0xN320-0xN337),
				0x5	Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)
				0x6	Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)
				0x7	Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number
				0x8	Contents of the timeslot octet will be substituted with the MOOF code (0x1A)
				0x9	Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern
				0xA	Contents of the timeslot octet will be substituted with the μ-Law Digital Milliwatt pattern
				0xB	The MSB (bit 1) of input data is inverted
				0xC	All input data except MSB is inverted
				0xD	Contents of the timeslot octet will be substituted with the PRBS $X^{15} + X^{14} + 1$ /QRTS pattern Note: PRBS $X^{15} + X^{14} + 1$ or QRTS pattern depends on
					PRBSType selected in the register 0xN123 - bit 7
				0xF	D/E time slot - The TxSIGDL[2:0] bits in the Transmit Signaling and Data Link Select Register (0xN10A) will determine the data source for D/E time slots.



HEX ADDRESS: 0xN320 to 0xN33F



8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 89: TRANSMIT USER CODE REGISTER 0 - 31 (TUCR 0-31)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	TUCR[7:0]	R/W	b00010111	Transmit Programmable User code. These eight bits allow users to program any code in this register to replace the input PCM data when the Transmit Channel Control Register (TCCR) is configured to replace timeslot octet with programmable user code. (i.e. if TCCR is set to '0x4') The default value of this register is an IDLE Code (b00010111).



TABLE 90: TRANSMIT SIGNALING CONTROL REGISTER 0-31 (TSCR 0-31) HEX ADDRESS: 0xN340 to 0xN35F

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	A (x)	R/W	See Note	Transmit Signaling bit A or x bit This bit allows users to provide signaling Bit A for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) Note: Users must write to TSCR0 (Address 0xN340) the correct CAS alignment bits (0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0xN350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'.
6	B (y)	R/W	See Note	Transmit Signaling bit B or y bit This bit allows users to provide signaling Bit B for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) Note: Users must write to TSCR0 (Address 0xN340) the correct CAS alignment bits (0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0xN350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'.
5	C (x)	R/W	See Note	Transmit Signaling bit C or x bit This bit allows users to provide signaling Bit C for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) Note: Users must write to TSCR0 (Address 0xN340) the correct CAS alignment bits (0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0xN350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'.
4	D (x)	R/W	See Note	Transmit Signaling bit D or x bit This bit allows users to provide signaling Bit D in for octets 0-31 if Channel Associated Signaling (CAS) is enabled and if signaling data is inserted from TSCR register (TxSIGSRC[1:0] = 01 in this register) Note: Users must write to TSCR0 (Address 0xN340) the correct CAS alignment bits (0 bits) in order to get CAS SYNC at the remote terminal. The xyxx bits can be programmed by writing to TSCR16 (0xN350) and programming the TxSIGSRC[1:0] bits within this register to 'b11'.
3	Reserved	-	See Note	Reserved
2	Reserved	-	See Note	Reserved



8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 90: TRANSMIT SIGNALING CONTROL REGISTER 0-31 (TSCR 0-31)

HEX ADDRESS: 0xN340 TO 0xN35F

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
1 0	FUNCTION TxSIGSRC[1] TxSIGSRC[0]	TYPE R/W R/W	DEFAULT See Note See Note	below presents the	control e the source for signaling information. The table different sources for signaling information correts settings of these two bits. SIGNALING SOURCE SELECTED Signaling data is inserted from input PCM data (TxSERn pin) Signaling data is inserted from this register (TSCRs). Signaling data is inserted from the transmit Overhead input pin (TxOH_n) if XRT86VX38A is configured in the base rate configuration and if the Transmit Signaling Interface bit is disabled. (i.e. TxMUXEN bit = 0, TxIMODE[1:0] = 00, and TxFr2048 bit = 0 in the Transmit Interface Control Register
				11	(TICR) Register 0xN120). If the Transmit Signaling Interface bit is enabled (i.e. TxFr2048 bit = 1 in the Transmit Interface Control Register (TICR) Register 0xN120), signaling data will be inserted from the Transmit Signaling input pin (TxSIG_n) No signaling data is inserted into the input
					PCM data. Setting these two bits to '11' will configure the xyxx bits only, where x bits are inserted from this register (TSCR) and y bit reflects the alarm condition.

Note: The default value for register address 0xN340 = 0xN1, 0xN341-0xN34F = 0xD0, 0xN350 = 0xB3, 0xN351-0xN35F = 0xB30xD0

XRT86VX38A









8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 91: RECEIVE CHANNEL CONTROL REGISTER X (RCCR 0-31)

HEX ADDRESS: 0xN360 TO 0xN37F

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7 6	LAPDcntl[1] LAPDcntl[0]	R/W R/W	0		trol ich one of the three Receive LAPD controller will be con- ne slot (Octets 0-23) for receiving LAPD messages.
				LAPDCNTL[1:0]	RECEIVE LAPD CONTROLLER SELECTED
				00	Receive LAPD Controller 1
				01	Receive LAPD Controller 2
				10	The RxSIGDL[1:0] bits in the Receive Signaling and Data Link Select Register (RSDLSR - Address - 0xN10C) determine the data source for Receive D/E time slots.
				11	Receive LAPD Controller 3
				messages. reception.	PD Controller can use D/E timeslots for receiving LAPD However, only LAPD Controller 1 can use datalink for 1360 represents D/E time slot 0, and 0xN37F represents t 31.
5-4	Reserved	-	-	Reserved	





R X (RCCR 0-31) HEX ADDRESS: 0xN360 TO 0xN37F

TABLE 91: RECEIVE CHANNEL CONTROL REGISTER X (RCCR 0-31)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION				
3-0	RxCOND[3:0]	R/W	0000	These bits allow internally gene plane interface ent conditioning NOTE: Regis	nel Conditioning for Timeslot 0 to 31 w the user to substitute the input line data (Octets 0-31) with rated Conditioning Codes prior to transmission to the backon a per-channel basis. The table below presents the differg			
				RxCond[1:0]	CONDITIONING CODES			
				0xN / 0xE	Contents of timeslot octet are unchanged.			
				0x1	All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF			
				0x2	Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA			
				0x3	Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55			
				0x4	Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Receive Programmable User Code Register (0xN380-0xN397),			
				0x5	Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)			
				0x6	Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)			
				0x7	Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number			
				0x8	Contents of the timeslot octet will be substituted with the MOOF code (0x1A)			
				0x9	Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern			
				0xA	Contents of the timeslot octet will be substituted with the μ -Law Digital Milliwatt pattern			
				0xB	The MSB (bit 1) of input data is inverted			
				0xC	All input data except MSB is inverted			
				0xD	Contents of the timeslot octet will be substituted with the PRBS X ¹⁵ + X ¹⁴ + 1/QRTS pattern			
					Note: PRBS X^{15} + X^{14} + 1 or QRTS pattern depends on PRBSType selected in the register 0xN123 - bit 7			
				0xF	D/E time slot - The RxSIGDL[2:0] bits in the Transmit Signaling and Data Link Select Register (0xN10C) will determine the data source for Receive D/E time slots.			

HEX ADDRESS: 0xN380 to 0xN39F

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 92: RECEIVE USER CODE REGISTER 0-31 (RUCR 0-31)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxUSER[7:0]	R/W		Receive Programmable User code. These eight bits allow users to program any code in this register to replace the received data when the Receive Channel Control Register (RCCR) is configured to replace timeslot octet with the receive programmable user code. (i.e. if RCCR is set to '0x4')

TABLE 93: RECEIVE SIGNALING CONTROL REGISTER 0-31 (RSCR 0-31) HEX ADDRESS: 0xN3A0 to 0xN3BF

_	93: RECEIVE SIGNALING	1	I _	,
Віт	Function	TYPE	DEFAULT	DESCRIPTION-OPERATION
6	SIGC_ENB	R/W	0	Signaling substitution enable This bit enables or disables signaling substitution on the receive side. Once signaling substitution is enabled, received signaling bits ABCD will be substituted with the ABCD values in the Receive Substitution Signaling Register (RSSR). Signaling substitution only occurs in the output PCM data (RxSERn). Receive Signaling Array Register (RSAR - Address 0xN500-0xN51F) and the external Signaling bus (RxSIG_n) output pin will not be affected. 0 = Disables signaling substitution on the receive side. 1 = Enables signaling substitution on the receive side.
5	OH_ENB	R/W	0	Signaling OH interface output enable This bit enables or disables signaling information to output via the Receive Overhead pin (RxOH_n). The signaling information in the receive signaling array registers (RSAR - Address 0xN500-0xN51F) is output to the receive overhead output pin (RxOH_n) if this bit is enabled. 0 = Disables signaling information to output via RxOH_n. 1 = Enables signaling information to output via RxOH_n.
4	DEB_ENB	R/W	0	Per-channel debounce enable This bit enables or disables the signaling debounce feature. When this feature is enabled, the per-channel signaling state must be in the same state for 2 superframes before the Receive Framer updates signaling information on the Receive Signaling Array Register (RSAR) and the Signaling Pin (RxSIGn). If the signaling bits for two consecutive superframes are not the same, the current state of RSAR and RxSIG will not change. When this feature is disabled, RSAR and RxSIG will be updated as soon as the receive signaling bits have changed. 0 = Disables the Signaling Debounce feature. 1 = Enables the Signaling Debounce feature.





TABLE 93: RECEIVE SIGNALING CONTROL REGISTER 0-31 (RSCR 0-31) HEX ADDRESS: 0xN3A0 to 0xN3BF

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION														
3	RxSIGC[1] RxSIGC[0]	R/W			itioning user to select the format of signaling substitution on asis, as presented in the table below.														
				RxSIGC[1:0]	SIGNALING SUBSTITUTION SCHEMES														
				00	Substitutes all signaling bits with one.														
				01	Enables 16-code (A,B,C,D) signaling substitution.														
					Users must write to bits 3-0 in the Receive Signaling Substitution Register (RSSR) to provide the 16-code (A,B,C,D) signaling substitution values.														
				10	Enables 4-code (A,B) signaling substitution. Users must write to bits 4-5 in the Receive Signaling Substitution Register (RSSR) to provide the 4-code (A,B) signaling substitution values.														
				11	Enables 2-code (A) signaling substitution. Users must write to bit 6 in the Receive Signaling Substitution Register (RSSR) to provide the 2-code (A) signaling substitution values.														
1	RxSIGE[1]	R/W	0	Receive Signali	ng Extraction.														
0	RxSIGE[0]	R/W	0	the table below. Receive Signalin Output pin (RxSI	ol per-channel signaling extraction as presented in Signaling information can be extracted to the signaling Register (RSAR), the Receive Signaling G_n) if the Receive Signaling Interface is enable, overhead Interface output (RxOH_n) if OH_ENB bit of this register).														
				RxSIGE[1:0]	SIGNALING EXTRACTION SCHEMES														
								ı										00	No signaling information is extracted.
							01	Enables 16-code (A,B,C,D) signaling extraction. All signaling bits A,B,C,D will be extracted.											
				10	Enables 4-code (A,B) signaling extraction Only signaling bits A,B will be extracted.														
				11	Enables 2-code (A) signaling extraction Only signaling bit A will be extracted.														

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 94: RECEIVE SUBSTITUTION SIGNALING REGISTER 0-31 (RSSR 0-31) HEX ADDRESS 0xN3C0 TO 0xN3DF

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
6	SIG2-A	R/W	0	2-code signaling A This bit provides the value of signaling bit A to substitute the receive signaling bit A when 2-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31.
5	SIG4-B	R/W	0	4-code signaling B This bit provides the value of signaling bit B to substitute the receive signaling bit B when 4-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31.
4	SIG4-A	R/W	0	4-code signaling A This bit provides the value of signaling bit A to substitute the receive signaling bit A when 4-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31.
3	SIG16-D	R/W	0	16-code signaling D This bit provides the value of signaling bit D to substitute the receive signaling bit D when 16-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31.
2	SIG16-C	R/W	0	16-code signaling C This bit provides the value of signaling bit C to substitute the receive signaling bit C when 16-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31.
1	SIG16-B	R/W	0	16-code signaling B This bit provides the value of signaling bit B to substitute the receive signaling bit B when 16-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31.
0	SIG16-A	R/W	0	16-code signaling A This bit provides the value of signaling bit A to substitute the receive signaling bit A when 16-code signaling substitution is enabled. Register address 0xN3C0 represents time slot 0, and 0xN3DF represents time slot 31.

TABLE 95: RECEIVE SIGNALING ARRAY REGISTER 0 - 31 (RSAR 0-31) HEX ADDRESS: 0xN500 to 0xN51F

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	-	-	Reserved

Α

В 2

С 1

FUNCTION

Віт

3

0 D



DEFAULT

0

0

0

0



REV. 1.0.0

TABLE 95: RECEIVE SIGNALING ARRAY REGISTER 0 - 31 (RSAR 0-31)

TYPE

RO

RO

RO

RO

DESCRIPTION-OPERATION	
These READ ONLY registers reflect the most recently received s naling value (A,B,C,D) associated with timeslot 0 to 31. If signalin debounce feature is enabled, the received signaling state must b the same for 2 superframes before this register is updated. If the signaling bits for two consecutive superframes are not the same,	ng e
current value of this register will not be changed.	

If the signaling debounce or signaling feature is disabled, this register is updated as soon as the received signaling bits have changed. NOTE: The content of this register only has meaning when the framer is using Channel Associated Signaling.

HEX ADDRESS: 0xN500 TO 0xN51F

Т	ABLE 96: LAPD BUFFER	STER (LAPDBCR0) HEX ADDRESS: 0xN600		
Віт	Function	Түре	DEFAULT	Description-Operation
7-0	LAPD Buffer 0	R/W	0	LAPD Buffer 0 (96-Bytes) Auto Incrementing

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

(Register 0xN600) continuously.

TABLE 97: LAPD BUFFER 1 CONTROL REGISTER (LAPDBCR1)

Віт **FUNCTION** TYPE **DEFAULT DESCRIPTION-OPERATION** 7-0 LAPD Buffer 1 R/W 0 LAPD Buffer 1 (96-Bytes) Auto Incrementing This register is used to transmit and receive LAPD messages within buffer 1 of the HDLC controller. Any one of the HDLC controller can be is chosen in the LAPD Select Register (0xN11B). Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register 1 (address 0xN114), Register 2 (0xN144) and Register 3 (0xN154) depending on which HDLC controller is selected. If buffer 1 is available, writing to buffer 1 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer 1 cannot be retrieved. After detecting the Receive end of transfer interrupt (RxEOT), users should read the RBUFPTR bit (bit 7 of the Receive Data Link Byte Count Register 1 (address 0xN115), Register 2 (0xN145), or Register 3 (0xN155) depending on which HDLC controller is selected) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTR bit indicates that buffer 1 is available to be read, reading buffer 1 (Register 0xN700) continuously will retrieve the entire received LAPD message. NOTE: When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 96 Byte LAPD message can be written into or read from buffer 0

TABLE 98: PMON RECEIVE LINE CODE VIOLATION COUNTER MSB (RLCVCU) HEX ADDRESS: 0xN900

Віт	Function	Түре	DEFAULT	Description-Operation
7	RLCVC[15]	RUR	0	Performance Monitor "Receive Line Code Violation" 16-Bit
6	RLCVC[14]	RUR	0	Counter - Upper Byte: These RESET-upon-READ bits, along with that within the PMON
5	RLCVC[13]	RUR	0	Receive Line Code Violation Counter Register LSB combine to reflect the cumulative number of instances that Line Code Violatic has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the Line Code Violation counter. NOTE: For all 16-bit wide PMON registers, user must read the Macounter first before reading the LSB counter in order to rethe accurate PMON counts. To clear PMON count, use must read the MSB counter first before reading the Lsc counter in order to clear the PMON count.
4	RLCVC[12]	RUR	0	
3	RLCVC[11]	RUR	0	
2	RLCVC[10]	RUR	0	
1	RLCVC[9]	RUR	0	
0	RLCVC[8]	RUR	0	

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION



REV. 1.0.0

TABLE 99: PMON RECEIVE LINE CODE VIOLATION COUNTER LSB (RLCVCL)

HEX ADDRESS: 0xN901

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RLCVC[7]	RUR	0	Performance Monitor "Receive Line Code Violation" 16-Bit
6	RLCVC[6]	RUR	0	Counter - Lower Byte: These RESET-upon-READ bits, along with that within the PMON
5	RLCVC[5]	RUR	0	Receive Line Code Violation Counter Register MSB combine to reflect the cumulative number of instances that Line Code Violation
4	RLCVC[4]	RUR	0	has been detected by the Receive E1 Framer block since the last read of this register. This register contains the Least Significant byte of this 16-bit of the Line Code Violation counter. NOTE: For all 16-bit wide PMON registers, user must read the MS counter first before reading the LSB counter in order to reading the LSB counter.
3	RLCVC[3]	RUR	0	
2	RLCVC[2]	RUR	0	
1	RLCVC[1]	RUR	0	
0	RLCVC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 100: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER MSB (RFAECU) HEX ADDRESS: 0xN902

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFAEC[15]	RUR	0	Performance Monitor "Receive Framing Alignment Error 16-Bit Counter" - Upper Byte:
6	RFAEC[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RFAEC[13]	RUR	0	Receive Framing Alignment Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive
4	RFAEC[12]	RUR	0	Framing Alignment errors has been detected by the Receive E1
3	RFAEC[11]	RUR	0	Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the Receive Framing Alignment Error counter. NOTE: For all 16-bit wide PMON registers, user must read the MS counter first before reading the LSB counter in order to reat the accurate PMON counts. To clear PMON count, use must read the MSB counter first before reading the LS counter in order to clear the PMON count.
2	RFAEC[10]	RUR	0	
1	RFAEC[9]	RUR	0	
0	RFAEC[8]	RUR	0	

TABLE 101: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER LSB (RFAECL) HEX ADDRESS: 0xN903

Віт	Function	Түре	DEFAULT	Description-Operation
7	RFAEC[7]	RUR	0	Performance Monitor "Receive Framing Alignment Error 16-Bit
6	RFAEC[6]	RUR	0	Counter" - Lower Byte: These RESET-upon-READ bits, along with that within the "PMON
5	RFAEC[5]	RUR	0	Receive Framing Alignment Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive
4	RFAEC[4]	RUR	0	Framing Alignment errors has been detected by the Receive E1
3	RFAEC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the Receive Framing Alignment Error counter. Note: For all 16-bit wide PMON registers, user must read the MS counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count use
2	RFAEC[2]	RUR	0	
1	RFAEC[1]	RUR	0	
0	RFAEC[0]	RUR	0	

RSEFC[7]

RSEFC[6]

RSEFC[5]

RSEFC[4]

RSEFC[3]

RSEFC[2]

RSEFC[1]

RSEFC[0]

FUNCTION

REV. 1.0.0

Віт

7

6

5

3

2

1

0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 102: PMON RECEIVE SEVERELY ERRORED FRAME COUNTER (RSEFC)

0

0

0

0

0

0

0

0

TYPE

RUR

RUR

RUR

RUR

RUR

RUR RUR

RUR

DEFAULT DESCRIPTION-OPERATION Performance Monitor - Receive Severely Errored frame Counter (8-bit Counter) These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Severely Errored Frames have been detected by the E1 Framer since the last read of this register. Severely Errored Frame is defined as the occurrence of two consecutive errored frame alignment signals without causing loss of frame

TABLE 103: PMON RECEIVE CRC-4 BIT ERROR COUNTER - MSB (RSBBECU)	HEX ADDRESS: 0xN90

condition.

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSBBEC[15]	RUR	0	Performance Monitor "Receive Synchronization Bit Error 16-Bit
6	RSBBEC[14]	RUR	0	Counter" - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON"
5	RSBBEC[13]	RUR	0	Receive Synchronization Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Syn-
4	RSBBEC[12]	RUR	0	
3	RSBBEC[11]	RUR	0	
2	RSBBEC[10]	RUR	0	
1	RSBBEC[9]	RUR	0	
0	RSBBEC[8]	RUR	0	

TABLE 104: PMON RECEIVE CRC-4 BLOCK ERROR COUNTER - LSB (RSBBECL) HEX ADDRESS: 0xN906

Віт	Function	Түре	DEFAULT	Description-Operation
7	RSBBEC[7]	RUR	0	Performance Monitor "Receive Synchronization Bit Error 16-Bit
6	RSBBEC[6]	RUR	0	Counter" - Lower Byte: These RESET-upon-READ bits, along with that within the "PMON"
5	RSBBEC[5]	RUR	0	Receive Synchronization Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Syn-
4	RSBBEC[4]	RUR	0	•
3	RSBBEC[3]	RUR	0	
2	RSBBEC[2]	RUR	0	
1	RSBBEC[1]	RUR	0	
0	RSBBEC[0]	RUR	0	





TABLE 105: PMON RECEIVE FAR-END BLOCK ERROR COUNTER - MSB (RFEBECU) HEX ADDRESS: 0xN907

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFEBEC[15]	RUR	0	Performance Monitor - Receive Far-End Block Error 16-Bit
6	RFEBEC[14]	RUR	0	Counter - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON
5	RFEBEC[13]	RUR	0	Receive Far-End Block Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Far-End
4	RFEBEC[12]	RUR	0	Block errors has been detected by the Receive E1 Framer block
3	RFEBEC[11]	RUR	0	since the last read of this register. This register contains the Most Significant byte of this 16-bit of the
2	RFEBEC[10]	RUR	0	Receive Far-End Block Error counter.
1	RFEBEC[9]	RUR	0	NOTE: The Receive Far-End Block Error Counter will increment once each time the received E-bit is set to zero. This
0	RFEBEC[8]	RUR	0	counter is disabled during loss of sync at either the FAS or CRC-4 level and it will continue to count if loss of multiframe sync occurs at the CAS level.
				Note: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 106: PMON RECEIVE FAR END BLOCK ERROR COUNTER -LSB (RFEBECL) HEX ADDRESS: 0xN908

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFEBEC[7]	RUR	0	Performance Monitor - Receive Far-End Block Error 16-Bit
6	RFEBEC[6]	RUR	0	Counter - Lower Byte: These RESET-upon-READ bits, along with that within the "PMON"
5	RFEBEC[5]	RUR	0	Receive Far-End Block Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Far-End
4	RFEBEC[4]	RUR	0	Block errors has been detected by the Receive E1 Framer block
3	RFEBEC[3]	RUR	0 Receive Far-End Block Error counter. Note: The Receive Far-End Block Error Counter will increment once each time the received E-bit is set to zero.	This register contains the Least Significant byte of this 16-bit of the
2	RFEBEC[2]	RUR		Receive Far-End Block Error counter.
1	RFEBEC[1]	RUR		once each time the received E-bit is set to zero. This
0	RFEBEC[0]	RUR	0	counter is disabled during loss of sync at either the FAS or CRC-4 level and it will continue to count if loss of multiframe sync occurs at the CAS level.
				Note: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 107: PMON RECEIVE SLIP COUNTER (RSC)

HEX ADDRESS: 0xN909

HEX ADDRESS: 0xN90A

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSC[7]	RUR	0	Performance Monitor - Receive Slip Counter (8-bit Counter)
6	RSC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Slip events have been detected by the E1
5	RSC[5]	RUR	0	Framer since the last read of this register.
4	RSC[4]	RUR	0	NOTE: A slip event is defined as a replication or deletion of a E1 frame by the receive slip buffer.
3	RSC[3]	RUR	0	
2	RSC[2]	RUR	0	
1	RSC[1]	RUR	0	
0	RSC[0]	RUR	0	

TABLE 108: PMON RECEIVE LOSS OF FRAME COUNTER (RLFC)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RLFC[7]	RUR	0	Performance Monitor - Receive Loss of Frame Counter (8-bit Counter)
6	RLFC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	RLFC[5]	RUR	0	instances that Receive Loss of Frame condition have been detected by the E1 Framer since the last read of this register.
4	RLFC[4]	RUR	0	NOTE: This counter counts once every time the Loss of Frame
3	RLFC[3]	RUR	0	condition is declared. This counter provides the capability to measure an accumulation of short failure events.
2	RLFC[2]	RUR	0	
1	RLFC[1]	RUR	0	
0	RLFC[0]	RUR	0	

TABLE 109: PMON RECEIVE CHANGE OF FRAME ALIGNMENT COUNTER (RCFAC) HEX ADDRESS: 0xN90B

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RCFAC[7]	RUR	0	Performance Monitor - Receive Change of Frame Alignment
6	RCFAC[6]	RUR	0	Counter (8-bit Counter) These Reset-Upon-Read bit fields reflect the cumulative number of
5	RCFAC[5]	RUR	0	instances that Receive Change of Framing Alignment have been detected by the E1 Framer since the last read of this register.
4	RCFAC[4]	RUR	0	Note: Change of Framing Alignment (COFA) is declared when the
3	RCFAC[3]	RUR	0	newly-locked framing pattern is different from the one offered by off-line framer.
2	RCFAC[2]	RUR	0	
1	RCFAC[1]	RUR	0	
0	RCFAC[0]	RUR	0	



HEX ADDRESS: 0xN90D

HEX ADDRESS: 0xN90E

REV. 1.0.0

TABLE 110: PMON LAPD FRAME CHECK SEQUENCE ERROR COUNTER 1 (LFCSEC1) HEX ADDRESS: 0xN90C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC1[7]	RUR	0	Performance Monitor - LAPD 1 Frame Check Sequence Error
6	FCSEC1[6]	RUR	0	Counter (8-bit Counter) These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC1[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 1 since the last read of this register.
4	FCSEC1[4]	RUR	0	
3	FCSEC1[3]	RUR	0	
2	FCSEC1[2]	RUR	0	
1	FCSEC1[1]	RUR	0	
0	FCSEC1[0]	RUR	0	

TABLE 111: PMON PRBS BIT ERROR COUNTER MSB (PBECU)

Віт	Function	Түре	DEFAULT	Description-Operation
7	PRBSE[15]	RUR	0	Performance Monitor - E1 PRBS Bit Error 16-Bit Counter -
6	PRBSE[14]	RUR	0	Upper Byte: These RESET-upon-READ bits, along with that within the "PMON"
5	PRBSE[13]	RUR	0	E1 PRBS Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveE1 PRBS Bit errors
4	PRBSE[12]	RUR	0	has been detected by the Receive E1 Framer block since the last
3	PRBSE[11]	RUR	0	read of this register. This register contains the Most Significant byte of this 16-bit of the
2	PRBSE[10]	RUR	0	Receive E1 PRBS Bit Error counter.
1	PRBSE[9]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the counter first before reading the LSB counter in order to
0	PRBSE[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 112: PMON PRBS BIT ERROR COUNTER LSB (PBECL)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSE[7]	RUR	0	Performance Monitor - E1 PRBS Bit Error 16-Bit Counter -
6	PRBSE[6]	RUR	0	Lower Byte: These RESET-upon-READ bits, along with that within the "PMON"
5	PRBSE[5]	RUR	0	E1 PRBS Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveE1 PRBS Bit errors
4	PRBSE[4]	RUR	0	has been detected by the Receive E1 Framer block since the last
3	PRBSE[3]	RUR	0	read of this register. This register contains the Least Significant byte of this 16-bit of t
2	PRBSE[2]	RUR	0	Receive E1 PRBS Bit Error counter.
1	PRBSE[1]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the counter first before reading the LSB counter in order to
0	PRBSE[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

HEX ADDRESS: 0xN90F



TABLE 113: PMON TRANSMIT SLIP COUNTER (TSC)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSLIP[7]	RUR	0	Performance Monitor - Transmit Slip Counter (8-bit Counter)
6	TxSLIP[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of instances that Transmit Slip events have been detected by the E1
5	TxSLIP[5]	RUR	0	Framer since the last read of this register.
4	TxSLIP[4]	RUR	0	NOTE: A slip event is defined as a replication or deletion of a E1 frame by the transmit slip buffer.
3	TxSLIP[3]	RUR	0	
2	TxSLIP[2]	RUR	0	
1	TxSLIP[1]	RUR	0	
0	TxSLIP[0]	RUR	0	

TABLE 114: PMON Excessive Zero Violation Counter MSB (EZVCU) Hex Address: 0xN910

Віт	Function	Түре	DEFAULT	Description-Operation
7	EZVC[15]	RUR	0	Performance Monitor - E1 Excessive Zero Violation 16-Bit
6	EZVC[14]	RUR	0	Counter - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON"
5	EZVC[13]	RUR	0	E1 Excessive Zero Violation Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveE1
4	EZVC[12]	RUR	0	Excessive Zero Violation has been detected by the Receive E1
3	EZVC[11]	RUR	0	Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of
2	EZVC[10]	RUR	0	Receive E1 Excessive Zero Violation counter.
1	EZVC[9]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	EZVC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 115: PMON EXCESSIVE ZERO VIOLATION COUNTER LSB (EZVCL) HEX ADDRESS: 0xN911

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	EZVC[7]	RUR	0	Performance Monitor - E1 Excessive Zero Violation 16-Bit
6	EZVC[6]	RUR	0	Counter - Lower Byte: These RESET-upon-READ bits, along with that within the "PMON"
5	EZVC[5]	RUR	0	E1 Excessive Zero Violation Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveE1
4	EZVC[4]	RUR	0	Excessive Zero Violation has been detected by the Receive E1 Framer block since the last read of this register.
3	EZVC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the
2	EZVC[2]	RUR	0	Receive E1 Excessive Zero Violation counter.
1	EZVC[1]	RUR	0	NOTE: For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	EZVC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



HEX ADDRESS: 0xN91C

TABLE 116: SS7 FCS ERROR COUNTER REGISTERS (SS7FCSECR) HEX ADDRESS: 0xN912 TO 0xN914

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	SS7_FCS Error Count	RUR	00000000	SS7 FCS error counter register (leaky bucket implementation).

Note1: SS7 Controller #1 = 0xN912, SS7 Controller #2 = 0xN913, SS7 Controller #3 = 0xN914.

Note2: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 117: PMON FRAME CHECK SEQUENCE ERROR COUNTER 2 (LFCSEC2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC2[7]	RUR	0	Performance Monitor - LAPD 2 Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC2[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC2[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 2 since the last read of this register.
4	FCSEC2[4]	RUR	0	j
3	FCSEC2[3]	RUR	0	
2	FCSEC2[2]	RUR	0	
1	FCSEC2[1]	RUR	0	
0	FCSEC2[0]	RUR	0	

TABLE 118: PMON FRAME CHECK SEQUENCE ERROR COUNTER 3 (LFCSEC3) HEX ADDRESS: 0xN92C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC3[7]	RUR	0	Performance Monitor - LAPD 3 Frame Check Sequence Error
6	FCSEC3[6]	RUR	0	Counter (8-bit Counter) These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC3[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller 3 since the last read of this register.
4	FCSEC3[4]	RUR	0	and E. W. E. Controller of anico the fact road of this register.
3	FCSEC3[3]	RUR	0	
2	FCSEC3[2]	RUR	0	
1	FCSEC3[1]	RUR	0	
0	FCSEC3[0]	RUR	0	





TABLE 119: BLOCK INTERRUPT STATUS REGISTER (BISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Sa6	RO	0	Sa6 Block Interrupt Status This bit Indicates whether or not the SA 6 block has an interrupt request awaiting service. 0 - Indicates no outstanding SA 6 block interrupt request is awaiting service 1 - Indicates the SA 6 block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the SA6 block Interrupt Status register (address 0xNB0C) to clear the interrupt Note: This bit will be reset to 0 after the microprocessor has performed a read to the SA6 Interrupt Status Register
6	Reserved			For T1 mode only
5	RxClkLOS	RO	0	Loss of Recovered Clock Interrupt Status This bit indicates whether or not the E1 receive framer is currently declaring the "Loss of Recovered Clock" interrupt. 0 = Indicates that the E1 Receive Framer Block is NOT currently declaring the "Loss of Recovered Clock" interrupt. 1 = Indicates that the E1 Receive Framer Block is currently declaring the "Loss of Recovered Clock" interrupt. Note: This bit is only active if the clock loss detection feature is enabled (Register - 0xN100)
4	ONESEC	RO	0	One Second Interrupt Status This bit indicates whether or not the E1 receive framer block is currently declaring the "One Second" interrupt. 0 = Indicates that the E1 Receive Framer Block is NOT currently declaring the "One Second" interrupt. 1 = Indicates that the E1 Receive Framer Block is currently declaring the "One Second" interrupt.
3	HDLC	RO	0	HDLC Block Interrupt Status This bit indicates whether or not the HDLC block has any interrupt request awaiting service. 0 = Indicates no outstanding HDLC block interrupt request is awaiting service 1 = Indicates HDLC Block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the corresponding Data Link Status Registers (address 0xNB06, 0xNB16, 0xNB26, 0xNB10, 0xNB18, 0xNB28) to clear the interrupt. Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Data Link Status Registers that generated the interrupt.

XRT86VX38A





TABLE 119: BLOCK INTERRUPT STATUS REGISTER (BISR)

HEX ADDRESS: 0xNB00

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
2	SLIP	RO	0	Slip Buffer Block Interrupt Status This bit indicates whether or not the Slip Buffer block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding Slip Buffer Block interrupt request is awaiting service 1 = Indicates Slip Buffer block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the Slip Buffer Interrupt Status register (address 0xNB08) to clear the interrupt Note: This bit will be reset to 0 after the microprocessor has performed a read to the Slip Buffer Interrupt Status Register.
1	ALARM	RO	0	Alarm & Error Block Interrupt Status This bit indicates whether or not the Alarm & Error Block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding interrupt request is awaiting service 1 = Indicates the Alarm & Error Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the corresponding alarm and error status registers (address 0xNB02, 0xNB0E, 0xNB40) to clear the interrupt. Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Alarm & Error Interrupt Status register that generated the interrupt.
0	E1 FRAME	RO	0	E1 Framer Block Interrupt Status This bit indicates whether or not the E1 Framer block has any outstanding interrupt request awaiting service. 0 = Indicates no outstanding interrupt request is awaiting service. 1 = Indicates the E1 Framer Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the E1 Framer status register (address 0xNB04) to clear the interrupt Note: This bit will be reset to 0 after the microprocessor has performed a read to the E1 Framer Interrupt Status register.

REV. 1.0.0

TABLE 120: BLOCK INTERRUPT ENABLE REGISTER (BIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SA6_ENB	R/W	0	SA6 Block interrupt enable This bit permits the user to either enable or disable the SA 6 Block for interrupt generation. If the user writes a "0" to this register bit and disables the SA 6 Block for interrupt generation, then all SA 6 interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the SA6 Block interrupt at the "Block Level" will be enabled. However, the individual SA 6 interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all SA6 Block interrupt within the device. 1 - Enables the SA6 interrupt at the "Block-Level".
6	Reserved			For T1 mode only
5	RXCLKLOSS	R/W	0	Loss of Recovered Clock Interrupt Enable This bit permits the user to either enable or disable the Loss of Recovered Clock Interrupt for interrupt generation. 0 - Disables the Loss of Recovered Clock Interrupt within the device. 1 - Enables the Loss of Recovered Clock interrupt at the "Source-Level".
4	ONESEC_ENB	R/W	0	One Second Interrupt Enable This bit permits the user to either enable or disable the One Second Interrupt for interrupt generation. 0 - Disables the One Second Interrupt within the device. 1 - Enables the One Second interrupt at the "Source-Level".
3	HDLC_ENB	R/W	0	HDLC Block Interrupt Enable This bit permits the user to either enable or disable the HDLC Block for interrupt generation. If the user writes a "0" to this register bit and disables the HDLC Block for interrupt generation, then all HDLC interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the HDLC Block interrupt at the "Block Level" will be enabled. However, the individual HDLC interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all SA6 Block interrupt within the device. 1 - Enables the SA6 interrupt at the "Block-Level".
2	SLIP_ENB	R/W	0	Slip Buffer Block Interrupt Enable This bit permits the user to either enable or disable the Slip Buffer Block for interrupt generation. If the user writes a "0" to this register bit and disables the Slip Buffer Block for interrupt generation, then all Slip Buffer interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the Slip Buffer Block interrupt at the "Block Level" will be enabled. However, the individual Slip Buffer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all Slip Buffer Block interrupt within the device. 1 - Enables the Slip Buffer interrupt at the "Block-Level".

XRT86VX38A





HEX ADDRESS: 0xNB01

REV. 1.0.0

TABLE 120: BLOCK INTERRUPT ENABLE REGISTER (BIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	ALARM_ENB	R/W	0	Alarm & Error Block Interrupt Enable This bit permits the user to either enable or disable the Alarm & Error Block for interrupt generation. If the user writes a "0" to this register bit and disables the Alarm & Error Block for interrupt generation, then all Alarm & Error interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the Alarm & Error Block interrupt at the "Block Level" will be enabled. However, the individual Alarm & Error interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all Alarm & Error Block interrupt within the device. 1 - Enables the Alarm & Error interrupt at the "Block-Level".
0	E1FRAME_ENB	R/W	0	E1 Framer Block Enable This bit permits the user to either enable or disable the E1 Framer Block for interrupt generation. If the user writes a "0" to this register bit and disables the E1 Framer Block for interrupt generation, then all E1 Framer interrupts will be disabled for interrupt generation. If the user writes a "1" to this register bit, the E1 Framer Block interrupt at the "Block Level" will be enabled. However, the individual E1 Framer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin. 0 - Disables all E1 Framer Block interrupt within the device. 1 - Enables the E1 Framer interrupt at the "Block-Level".

REV. 1.0.0

TABLE 121: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Rx OOF State	RO	0	Receive Out of Frame Defect State This READ-ONLY bit indicates whether or not the Receive E1 Framer block is currently declaring the "Out of Frame" defect condition within the incoming E1 data-stream, as described below. Out of Frame defect condition is declared when "FASC" number of consecutive errored FAS patterns are detected, where "FASC" indicates the Loss of FAS Alignment Criteria in the Framing Control Register (0xN10B), bit 2-0. 0 – The Receive E1 Framer block is NOT currently declaring the "Out of Frame" defect condition. 1 – The Receive E1 Framer block is currently declaring the "Out of Frame" defect condition.
6	RxAIS State	RO	0	Receive Alarm Indication Status Defect State This READ-ONLY bit indicates whether or not the Receive E1 Framer block is currently declaring the AIS defect condition within the incoming E1 data-stream, as described below. AIS defect is declared when AIS condition persists for 250 microseconds (2 frames). AIS defect is cleared when more than 2 zeros are detected in two consecutive frames (250us) 0 – The Receive E1 Framer block is NOT currently declaring the AIS defect condition. 1 – The Receive E1 Framer block is currently declaring the AIS defect condition.
5	RxMYEL Status	RUR/ WC	0	 Change of CAS Multiframe Yellow Alarm Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the CAS multiframe yellow alarm interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block declares the CAS Multiframe Yellow Alarm. 2. Whenever the Receive E1 Framer block clears the CAS Multiframe Yellow Alarm CAS Multiframe Yellow Alarm is declared whenever the received 'y' bit in Time Slot 16 of Frame 0 is set to '1'. 0 = Indicates that the "Change of CAS Multiframe Yellow Alarm" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change of CAS Multiframe Yellow Alarm" interrupt has occurred since the last read of this register.
4	LOS State	RO	0	Framer Receive Loss of Signal (LOS) State This READ-ONLY bit indicates whether or not the Receive E1 framer is currently declaring the Loss of Signal (LOS) condition within the incoming DS1 data-stream, as described below LOS defect is declared when LOS condition persists for 175 consecutive bits. LOS defect is cleared when LOS condition is absent or when the received signal reaches a 12.5% ones density for 175 consecutive bits. 0 = The Receive DS1 Framer block is NOT currently declaring the Loss of Signal (LOS) condition. 1 = The Receive DS1 Framer block is currently declaring the Loss of Signal (LOS) condition.





REV. 1.0.0

TABLE 121: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

Віт	Function	Түре	DEFAULT	Description-Operation
3	LCV Int Status	RUR/ WC	0	Line Code Violation Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the Receive E1 LIU block has detected a Line Code Violation interrupt since the last read of this register. 0 = Indicates that the Line Code Violation interrupt has not occurred since the last read of this register. 1 = Indicates that the Line Code Violation interrupt has occurred since the last read of this register.
2	Rx OOF State Change	RUR/ WC	0	Change in Out of Frame Defect Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register. Out of Frame defect condition is declared when "FASC" number of consecutive errored FAS patterns are detected, where "FASC" indicates the Loss of FAS Alignment Criteria in the Framing Control Register (0xN10B), bit 2-0. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block declares the Out of Frame defect condition. 2. Whenever the Receive E1 Framer block clears the Out of Frame defect condition 0 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has occurred since the last read of this register
1	RxAIS State Change	RUR/ WC	0	Change in Receive AIS Condition Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "Change in Receive AIS Condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block declares the AIS condition. 2. Whenever the Receive E1 Framer block clears the AIS condition 0 = Indicates that the "Change in Receive AIS condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive AIS condition" interrupt has occurred since the last read of this register





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 121: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

Віт **FUNCTION** TYPE **DEFAULT DESCRIPTION-OPERATION** RxYEL State RUR/ 0 Change in Receive Yellow Alarm Interrupt Status. 0 Change WC This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Yellow Alarm Condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block declares the Yellow Alarm condition. 2. Whenever the Receive E1 Framer block clears the Yellow Alarm condition 0 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has occurred since the last read of this register



TABLE 122: ALARM & ERROR INTERRUPT ENABLE REGISTER (AEIER) HEX ADDRESS: 0xNB03

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Rx_YEL_STATE	RO	0	Receive Yellow Alarm State This READ-ONLY bit indicates whether or not the Receive E1 Framer block is currently declaring the Yellow Alarm condition within the incoming E1 data-stream, as described below. Yellow alarm or Remote Alarm Indication (RAI) is declared when the 'A' bit of two consecutive non-FAS frames is set to '1', which is equivalent to taking 375us to declare a RAI condition. Yellow alarm is cleared when the 'A' bit of two consecutive non-FAS frames is set to 0, which is equivalent to taking 375us to clear a RAI condition. 0 – The Receive E1 Framer block is NOT currently declaring the Yellow Alarm condition. 1 – The Receive E1 Framer block is currently declaring the Yellow Alarm condition.
6	Reserved	-	-	Reserved
5	RxMYEL ENB	R/W	0	Change of CAS Multiframe Yellow Alarm Interrupt Enable. This bit permits the user to either enable or disable the "Change in CAS Multiframe Yellow Alarm" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. The instant that the Receive E1 Framer block declares CAS Multiframe Yellow Alarm. 2. The instant that the Receive E1 Framer block clears the CAS
				Multiframe Yellow Alarm. 0 – Disables the "Change in CAS Multiframe Yellow Alarm" Interrupt. 1 – Enables the "Change in CAS Multiframe Yellow Alarm" Interrupt.
4	-	R/W	0	This bit should be set to'0' for proper operation.
3	LCV ENB	R/W	0	Line Code violation interrupt enable This bit permits the user to either enable or disable the "Line Code Violation" interrupt within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when Line Code Violation is detected. 0 = Disables the interrupt generation when Line Code Violation is detected. 1 = Enables the interrupt generation when Line Code Violation is detected.
2	RXOOF ENB	R/W	0	 Change in Out of Frame Defect Condition Interrupt enable This bit permits the user to either enable or disable the "Change in Out of Frame Defect Condition" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. The instant that the Receive E1 Framer block declares the Out of Frame defect condition. 2. The instant that the Receive E1 Framer block clears the Out of Frame defect condition. 0 – Disables the "Change in Out of Frame Defect Condition" Interrupt. 1 – Enables the "Change in Out of Frame Defect Condition" Interrupt.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 122: ALARM & ERROR INTERRUPT ENABLE REGISTER (AEIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RxAIS ENB	R/W	0	Change in AIS Condition interrupt enable This bit permits the user to either enable or disable the "Change in AIS Condition" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. The instant that the Receive E1 Framer block declares the AIS condition.
				 2. The instant that the Receive E1 Framer block clears the AIS condition. 0 - Disables the "Change in AIS Condition" Interrupt. 1 - Enables the "Change in AIS Condition" Interrupt.
0	RXYEL ENB	R/W	0	Change in Yellow alarm Condition interrupt enable This bit permits the user to either enable or disable the "Change in Yellow Alarm Condition" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. The instant that the Receive E1 Framer block declares the Yellow Alarm condition. 2. The instant that the Receive E1 Framer block clears the Yellow Alarm condition. 0 – Disables the "Change in Yellow Alarm Condition" Interrupt. 1 – Enables the "Change in Yellow Alarm Condition" Interrupt.



TABLE 123: FRAMER INTERRUPT STATUS REGISTER (FISR)

HEX ADDRESS: 0xNB04

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	COMFA Status	RUR/ WC	0	Change of CAS Multiframe Alignment Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change of CAS multiframe alignment" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate
				an interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block declares the "Loss of CAS"
				Multiframe Alignment". 2. Whenever the Receive E1 Framer block clears the "Loss of CAS"
				Multiframe Alignment"
				Loss CAS Multiframe Alignment is declared when the "CASC" number of consecutive CAS Multiframe Alignment signals have been received in error, where CASC sets the criteria for Loss of CAS multiframe. CASC can ben programmed through Framing Control Register (FCR - address 0xN10B, bit 6-5)
				0 = Indicates that the "Change of CAS Multiframe Alignment" interrupt has not occurred since the last read of this register.
				1 = Indicates that the "Change of CAS Multiframe Alignment" interrupt has occurred since the last read of this register.
				Notes: This bit only has meaning when Channel Associated Signaling (CAS) is enabled.
6	NBIT Status	RUR/ WC	0	Change in National Bits Interrupt Status
	WC		This Reset-Upon-Read bit field indicates whether or not the "Change in National Bits" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will	
				generate an interrupt whenever any one of the National Bits (Sa4-Sa8) within the incoming non-FAS E1 frames has changed.
				0 = Indicates that the "Change in National Bits" interrupt has not occurred since the last read of this register.
				1 = Indicates that the "Change in National Bits" interrupt has occurred since the last read of this register.
5	SIG Status	RUR/	0	Change in CAS Signaling Bits Interrupt Status
		WC		This Reset-Upon-Read bit field indicates whether or not the "Change in CAS Signaling Bits" interrupt has occurred since the last read of this register.
				If this interrupt is enabled, then the Receive E1 Framer block will
				generate an interrupt whenever any one of the four signaling bits values (A,B,C,D) has changed in any one of the 30 channels within the incoming E1 frames. Users can read the signaling change registers (address 0xN10D-0xN110) to determine which signalling channel has changed.
				0 = Indicates that the "Change in CAS Signaling Bits" interrupt has not occurred since the last read of this register.
				1 = Indicates that the "Change in CAS Signaling Bits" interrupt has occurred since the last read of this register.
				NOTE: This bit only has meaning when Channel Associated Signaling (CAS) is enabled.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 123: FRAMER INTERRUPT STATUS REGISTER (FISR)

TYPE Віт **FUNCTION DEFAULT DESCRIPTION-OPERATION COFA Status** RUR/ 0 Change of FAS Framing Alignment (COFA) Interrupt Status 4 WC This Reset-Upon-Read bit field indicates whether or not the "Change of FAS Framing Alignment" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever the Receive E1 Framer block detects a Change of FAS Framing Alignment Signal (e.g., the FAS bits have appeared to move to a different location within the incoming E1 data 0 = Indicates that the "Change of FAS Framing Alignment (COFA)" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change of FAS Framing Alignment (COFA)" interrupt has occurred since the last read of this register. 3 OOF Status RUR/ 0 Change in Out of Frame Defect Condition Interrupt Status. WC This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Out of Frame Defect Condition" interrupt has occurred since the last read of this register. Out of Frame defect condition is declared when "FASC" number of consecutive errored FAS patterns are detected, where "FASC" indicates the Loss of FAS Alignment Criteria in the Framing Control Register (0xN10B), bit 2-If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block declares the Out of Frame defect condition. 2. Whenever the Receive E1 Framer block clears the Out of Frame defect condition 0 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Out of Frame defect condition" interrupt has occurred since the last read of this register Frame Mimic Detection Interrupt Status FMD Status RUR/ 0 WC This Reset-Upon-Read bit field indicates whether or not the "Frame Mimic Detection" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever the Receive E1 Framer block detects the presence of Frame Mimic bits (i.e., the Payload bits have appeared to mimic the Framing pattern within the incoming E1 data stream). 0 = Indicates that the "Frame Mimic Detection" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Frame Mimic Detection" interrupt has occurred since the last read of this register.

XRT86VX38A





HEX ADDRESS: 0xNB04

REV. 1.0.0

TABLE 123: FRAMER INTERRUPT STATUS REGISTER (FISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	Sync Error Status	RUR/ WC	0	CRC-4 Error Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the "CRC-4 Error" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever the Receive E1 Framer block detects a CRC-4 Error within the incoming E1 sub-multiframe. 0 = Indicates that the "CRC-4 Error" interrupt has not occurred since the last read of this register. 1 = Indicates that the "CRC-4 Error" interrupt has occurred since the last read of this register.
0	Framing Error Status	RUR/ WC	0	Framing Error Interrupt Status This Reset-Upon-Read bit field indicates whether or not a "Framing Error" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt whenever the Receive E1 Framer block detects one or more Framing Alignment Bit Error within the incoming E1 data stream. 0 = Indicates that the "Framing Error" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Framing Error" interrupt has occurred since the last read of this register. Note: This bit doesn't not necessarily indicate that synchronization has been lost.



TABLE 124: FRAMER INTERRUPT ENABLE REGISTER (FIER)

HEX ADDRESS: 0xNB05

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	COMFA ENB	R/W	0	Change in CAS Multiframe Alignment Interrupt Enable This bit permits the user to either enable or disable the "Change in CAS Multiframe Alignment" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. The instant that the Receive E1 Framer block declares the Loss of CAS Multiframe Alignment condition. 2. The instant that the Receive E1 Framer block clears the Loss of CAS Multiframe Alignment condition. 0 – Disables the "Change in CAS Multiframe Alignment" Interrupt. 1 – Enables the "Change in CAS Multiframe Alignment" Interrupt.
6	NBIT ENB	R/W	0	Change in National Bits Interrupt Enable This bit permits the user to either enable or disable the "Change in National Bits" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a change in the National Bits (Sa4-Sa8) within the channel. 0 = Disables the Change in National Bits Interrupt 1 - Enables the Change in National Bits Interrupt
5	SIG ENB	R/W	0	Change in CAS Signaling Bits Interrupt Enable This bit permits the user to either enable or disable the "Change in CAS Signaling Bits" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a change in the any four signaling bits (A,B,C,D) in any one of the 30 signaling channels. Users can read the signaling change registers (address 0xN10D-0xN110) to determine which signalling channel has changed state. 0 = Disables the Change in Signaling Bits Interrupt 1 - Enables the Change in Signaling Bits Interrupt Note: This bit has no meaning when Channel Associated Signaling is disabled.
4	COFA ENB	R/W	0	Change of FAS Framing Alignment (COFA) Interrupt Enable This bit permits the user to either enable or disable the "Change in FAS Framing Alignment (COFA)" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a Change of FAS Framing Alignment Signal (e.g., the FAS bits have appeared to move to a different location within the incoming E1 data stream). 0 – Disables the "Change of FAS Framing Alignment (COFA)" Interrupt. 1 – Enables the "Change of FAS Framing Alignment (COFA)" Interrupt.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION





REV. 1.0.0

TABLE 124: FRAMER INTERRUPT ENABLE REGISTER (FIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	OOF ENB	R/W	0	 Change in Out of Frame Defect Condition interrupt enable This bit permits the user to either enable or disable the "Change in Out of Frame Defect Condition" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. The instant that the Receive E1 Framer block declares the Out of Frame defect condition. 2. The instant that the Receive E1 Framer block clears the Out of Frame defect condition. 0 – Disables the "Change in Out of Frame Defect Condition" Interrupt. 1 – Enables the "Change in Out of Frame Defect Condition" Interrupt.
2	FMD ENB	R/W	0	Frame Mimic Detection Interrupt Enable This bit permits the user to either enable or disable the "Frame Mimic Detection" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects the presence of Frame mimic bits (i.e., the payload bits have appeared to mimic the framing bit pattern within the incoming E1 data stream). 0 – Disables the "Frame Mimic Detection" Interrupt. 1 – Enables the "Frame Mimic Detection" Interrupt.
1	SE_ENB	R/W	0	Synchronization Bit (CRC-4) Error Interrupt Enable This bit permits the user to either enable or disable the "CRC-4 Error Detection" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects a CRC-4 error within the incoming E1 sub-multiframe. 0 – disable the "CRC-4 Error Detection" Interrupt. 1 – enable the "CRC-4 Error Detection" Interrupt.
0	FE_ENB	R/W	0	Framing Bit Error Interrupt Enable This bit permits the user to either enable or disable the "Framing Alignment Bit Error Detection" Interrupt, within the XRT86VX38A device. If the user enables this interrupt, then the Receive E1 Framer block will generate an interrupt when it detects one or more Framing Alignment Bit error within the incoming E1 data stream. 0 – disable the "Framing Alignment Bit Error Detection" Interrupt. 1 – enable the "Framing Alignment Bit Error Detection" Interrupt. Note: Detecting Framing Alignment Bit Error doesn't not necessarily indicate that synchronization has been lost.

TABLE 125: DATA LINK STATUS REGISTER 1 (DLSR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RO	0	HDLC1 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 1 Controller. Two types of data link messages are supported within the XRT86VX38A device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TxSOT	RUR/ WC	0	Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC1 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	0	Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC1 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register





TABLE 125: DATA LINK STATUS REGISTER 1 (DLSR1) HEX ADDRESS: 0xNB06

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxEOT	RUR/ WC	0	Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Status
				This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full.
				0 = Receive HDLC1 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register
				1 = Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ WC	0	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this register
1	Rx ABORT	RUR/ WC	0	Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC1 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC1 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.

TABLE 126: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved
6	TXSOT ENB	R/W	0	Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt.
5	RXSOT ENB	R/W	0	Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt.
4	TXEOT ENB	R/W	0	Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC1 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt.
3	RXEOT ENB	R/W	0	Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller End of Reception (RxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt.

XRT86VX38A





HEX ADDRESS: 0xNB07

TABLE 126: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RxIDLE ENB	R/W	0	Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.



TABLE 127: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSB_FULL	RUR/ WC	0	Transmit Slip buffer Full Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Full interrupt has occurred since the last read of this register. The transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Full interrupt has occurred since the last read of this register.
6	TxSB_EMPT	RUR/ WC	0	Transmit Slip buffer Empty Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Empty interrupt has occurred since the last read of this register. The transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ opera- tion occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Empty interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Empty interrupt has occurred since the last read of this register.
5	TxSB_SLIP	RUR/ WC	0	Transmit Slip Buffer Slips Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register. The transmit Slip Buffer Slips interrupt is declared when the transmit slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions: 1. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Slips interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register. Note: Users still need to read the Transmit Slip Buffer Empty Interrupt (bit 6 of this register) or the Transmit Slip Buffer Full Interrupts (bit 7 of this register) to determine whether transmit slip buffer empties or fills.





REV. 1.0.0

TABLE 127: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	CAS SYNC	RO	0	CAS Multiframe Alignment is in SYNC This READ ONLY bit field indicates whether or not the E1 Receive Framer Block is declaring CAS Multiframe Alignment LOCK status. The E1 Receive Framer Block will declare the CAS Multiframe Alignment LOCK status according to the CAS Multiframe Alignment Algorithm as described in the Framing Select Register (FSR - address 0xN107). The E1 Receive Framer Block will declare the CAS Multiframe Alignment LOSS OF LOCK status when CASC number of consecutive CAS Multiframe Alignment Signals have been received in error, where CASC sets the Loss of CAS Multiframe Alignment Criteria, as described in the Framing Control Register (FCR - address 0xN10B). 0 = Indicates that the E1 Receive Framer Block is currently declaring CAS Multiframe LOSS OF LOCK status 1 = Indicates that the E1 Receive Framer Block is currently declaring CAS Multiframe LOCK status Note: In E1 mode, this bit has no meaning if Channel Associated Signaling is disabled.
3	CRCMLOCK	RO	0	CRC Multiframe is in SYNC This READ ONLY bit field indicates whether or not the E1 Receive Framer Block is declaring the E1 CRC Multiframe Alignment LOCK status. The E1 Receive Framer declares the CRC Multiframe Alignment LOCK status according to the CRC Multiframe Alignment Declaration Criteria which can be selected in the Framing Select Register (FSR - address 0xN107) The E1 Receive Framer declares the CRC Multiframe Alignment LOSS OF LOCK status according to the Loss CRC Multiframe Alignment Criteria selected in the Framing Control Register (FCR - address 0xN10B) 0 = Indicates that the E1 Receive Framer is currently declaring E1 CRC Multiframe Alignment LOSS OF LOCK status 0 = Indicates that the E1 Receive Framer is currently declaring E1 Multiframe Alignment LOCK status Note: In E1 mode, this bit has no meaning if CRC Multiframe Alignment is disabled.
2	RxSB_FULL	RUR/ WC	0	Receive Slip buffer Full Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Full interrupt has occurred since the last read of this register. The Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Indicates that the Receive Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Full interrupt has occurred since the last read of this register.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 127: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RxSB_EMPT	RUR/ WC	0	Receive Slip buffer Empty Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Empty interrupt has occurred since the last read of this register. The Receive Slip Buffer Empty interrupt is declared when the receive slip buffer is emptied. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 0 = Indicates that the Receive Slip Buffer Empty interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Empty interrupt has occurred since the last read of this register.
0	RxSB_SLIP	RUR/ WC	0	 Receive Slip Buffer Slips Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Slips interrupt has occurred since the last read of this register. The Receive Slip Buffer Slips interrupt is declared when the receive slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions: If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. Indicates that the Receive Slip Buffer Slips interrupt has not occurred since the last read of this register. Indicates that the Receive Slip Buffer Slips interrupt has occurred since the last read of this register. Note: Users still need to read the Receive Slip Buffer Empty Interrupt (bit 1 of this register) or the Receive Slip Buffer Full Interrupts (bit 2 of this register) to determine whether transmit slip buffer empties or fills.



TABLE 128: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxFULL_ENB	R/W	0	Transmit Slip Buffer Full Interrupt Enable This bit enables or disables the Transmit Slip Buffer Full interrupt within the XRT86VX38A device. Once this interrupt is enabled, the transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 = Disables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills.
6	TxEMPT_ENB	R/W	0	Transmit Slip Buffer Empty Interrupt Enable This bit enables or disables the Transmit Slip Buffer Empty interrupt within the XRT86VX38A device. Once this interrupt is enabled, the transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 0 = Disables the Transmit Slip Buffer Empty interrupt when the Transmit Slip Buffer empties 1 - Enables the Transmit Slip Buffer Empty interrupt when the Transmit Slip Buffer empties.
5	TxSLIP_ENB	R/W	0	Transmit Slip Buffer Slips Interrupt Enable This bit enables or disables the Transmit Slip Buffer Slips interrupt within the XRT86VX38A device. Once this interrupt is enabled, the transmit Slip Buffer Slips interrupt is declared when either the transmit slip buffer is filled or emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: 1. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Disables the Transmit Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills 1 - Enables the Transmit Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills.
4-3	Reserved	-	-	Reserved

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 128: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

TYPE Віт **FUNCTION DEFAULT DESCRIPTION-OPERATION** RxFULL ENB R/W 0 Receive Slip Buffer Full Interrupt Enable 2 This bit enables or disables the Receive Slip Buffer Full interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 = Disables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills. R/W RXEMPT ENB 0 1 Receive Slip buffer Empty Interrupt Enable This bit enables or disables the Receives Slip Buffer Empty interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive Slip Buffer Empty interrupt is declared when the Receive slip buffer is emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated. and the interrupt status bit will be set to '1'. 0 = Disables the Receive Slip Buffer Empty interrupt when the Transmit Slip Buffer empties 1 - Enables the Receive Slip Buffer Empty interrupt when the Transmit Slip Buffer empties. 0 R/W 0 RxSLIP ENB Receive Slip buffer Slips Interrupt Enable This bit enables or disables the Receive Slip Buffer Slips interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive Slip Buffer Slips interrupt is declared when either the Receive slip buffer is filled or emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: 1. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 2. If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. 0 = Disables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills 1 - Enables the Receive Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills.



REV. 1.0.0

TABLE 129: RECEIVE LOOPBACK CODE INTERRUPT AND STATUS REGISTER (RLCISR) HEX ADDRESS: 0xNB0A

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	AUXPSTAT	RO	0	AUXP state This READ ONLY bit indicates whether or not the Receive E1 Framer Block is currently detecting Auxiliary (101010) pattern. 0 = Indicates that the Receive E1 Framer Block is NOT currently detecting the Auxiliary (101010)Pattern. 1 = Indicates that the Receive E1 Framer Block is currently detecting the Auxiliary (101010)Pattern.
6	AUXPINT	RUR/WC	0	Change in Auxiliary Pattern interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Auxiliary Pattern" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Auxiliary Pattern. 2. Whenever the Receive E1 Framer block no longer detects the Auxiliary Pattern 0 = Indicates that the "Change in Auxiliary Pattern" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Auxiliary Pattern" interrupt has occurred since the last read of this register
5	NONCROSTAT	RO	0	CRC-4-to-non-CRC-4 interworking state This READ ONLY bit indicates the status of CRC-4 interworking status when Annex B is enabled. (MODENB bit in register 0xN107) When Annex B is enabled, G.706 Annex B CRC-4 multiframe alignment algorithm is implemented. If CRC-4 alignment is enabled and not achieved in 400msec while the basic frame alignment signal is present, it is assumed that the remote end is a non CRC-4 equipment. Then, a CRC-to-Non-CRC interworking interrupt status will be generated. 0 = Indicates CRC-4 to non-CRC-4 interworking is NOT established. 1 = Indicates CRC-4 to non-CRC-4 interworking is established.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 129: RECEIVE LOOPBACK CODE INTERRUPT AND STATUS REGISTER (RLCISR) HEX ADDRESS: 0xNB0A

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	NONCRCINT	RUR/WC	0	Change of CRC-4-to-non-CRC-4 interworking interrupt Status - This Reset-Upon-Read bit field indicates whether or not the "Change in CRC-4 to Non-CRC-4 interworking" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the CRC-4 to non-CRC-4 interworking condition. 2. Whenever the Receive E1 Framer block detects the non- CRC-4 to CRC-4 interworking condition. 0 = Indicates that the "Change in CRC-4 to non-CRC-4 interworking" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in CRC-4 to non-CRC-4 interworking" interrupt has occurred since the last read of this register
3-0				For T1 mode only

TABLE 130: RECEIVE LOOPBACK CODE INTERRUPT ENABLE REGISTER (RLCIER) HEX ADDRESS: 0xNB0B

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
6	AUXPINTENB	R/W	0	Change in Auxiliary Pattern interrupt enable This READ WRITE bit field enables or disables the "Change in Auxiliary Pattern" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Auxiliary Pattern. 2. Whenever the Receive E1 Framer block no longer detects the Auxiliary Pattern 0 = Disables the "Change in Auxiliary Pattern" interrupt within the E1 Receive Framer. 1 - Enables the "Change in Auxiliary Pattern" interrupt within the E1 Receive Framer.
5	Reserved	-	-	Reserved
4	NONCRCENB	R/W	0	Change of CRC-4-to-non-CRC-4 interworking interrupt Enable This bit enables or disables the "Change in CRC-4 to Non-CRC-4 interworking" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the CRC-4 to non-CRC-4 interworking condition. 2. Whenever the Receive E1 Framer block detects the non- CRC-4 to CRC-4 interworking condition. 0 = Disables the "Change in CRC-4 to non-CRC-4 interworking" interrupt within the E1 Receive Framer. 1 - Enables the "Change in CRC-4 to non-CRC-4 interworking" interrupt within the E1 Receive Framer.

XRT86VX38A





HEX ADDRESS: 0xNB0B

HEX ADDRESS: 0xNB0C

REV. 1.0.0

TABLE 130: RECEIVE LOOPBACK CODE INTERRUPT ENABLE REGISTER (RLCIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3-2	Reserved	-	-	Reserved
1-0	Reserved			For T1 mode only

TABLE 131: RECEIVE SA INTERRUPT STATUS REGISTER (RSAISR)

Віт	Function	Түре	DEFAULT	Description-Operation
7	SA6_1111	RUR/ WC	0	Change in Debounced Sa6 = 1111 Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1111" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1111 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1111 pattern. 0 = Indicates that the "Change in Debounced Sa6=1111" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1111" interrupt has occurred since the last read of this register
6	SA6_1110	RUR/ WC	0	Change in Debounced Sa6 = 1110 Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1110" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1110 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1110 pattern. 0 = Indicates that the "Change in Debounced Sa6=1110" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1110" interrupt has occurred since the last read of this register

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 131: RECEIVE SA INTERRUPT STATUS REGISTER (RSAISR)

HEX ADDRESS: 0xNB0C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
5	SA6_1100	RUR/ WC	0	Change in Debounced Sa6 = 1100 Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1100" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1100 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1100 pattern. 0 = Indicates that the "Change in Debounced Sa6=1100" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1100" interrupt has occurred since the last read of this register
4	SA6_1010	RUR/ WC	0	Change in Debounced Sa6 = 1010 Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1010" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1010 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1010 pattern. 0 = Indicates that the "Change in Debounced Sa6=1010" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1010" interrupt has occurred since the last read of this register
3	SA6_1000	RUR/ WC	0	Change in Debounced Sa6 = 1000 Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=1000" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1000 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1000 pattern. 0 = Indicates that the "Change in Debounced Sa6=1000" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=1000" interrupt has occurred since the last read of this register





REV. 1.0.0

TABLE 131: RECEIVE SA INTERRUPT STATUS REGISTER (RSAISR)

Віт	Function	Түре	DEFAULT	Description-Operation
2	SA6_001x	RUR/ WC	0	Change in Debounced Sa6 = 001x Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=001x" interrupt has occurred since the last read of this register, where x is don't care. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 001x pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 001x pattern. 0 = Indicates that the "Change in Debounced Sa6=001x" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=001x" interrupt
				has occurred since the last read of this register
1	SA6_other	RUR/ WC	0	Debounced Sa6 = other Combination Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=other combination" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt when it detects the Debounced Sa 6 equals to any other combinations. 0 = Indicates that the "Debounced Sa6 = other combination" inter- rupt has not occurred since the last read of this register 1 = Indicates that the "Debounced Sa6 = other combination" inter- rupt has occurred since the last read of this register
0	SA6_0000	RUR/ WC	0	Change in Debounced Sa6 = 0000 Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Debounced Sa6=0000" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 0000 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 0000 pattern. 0 = Indicates that the "Change in Debounced Sa6=0000" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Debounced Sa6=0000" interrupt has occurred since the last read of this register



TABLE 132: RECEIVE SA INTERRUPT ENABLE REGISTER (RSAIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SA6_1111_ENB	R/W	0	Change in Debounced Sa6 = 1111 Interrupt Enable This bit enables or disables the "Change in Debounced Sa6=1111" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1111 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1111 pattern. 0 = Disables the "Change in Debounced Sa6=1111" interrupt within the Receive E1 Framer Block 1 - Enables the "Change in Debounced Sa6=1111" interrupt within the Receive E1 Framer Block
6	SA6_1110_ENB	R/W	0	Change in Debounced Sa6 = 1110 Interrupt Enable This bit enables or disables the "Change in Debounced Sa6=1110" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1110 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1110 pattern. 0 = Disables the "Change in Debounced Sa6=1110" interrupt within the Receive E1 Framer Block 1 - Enables the "Change in Debounced Sa6=1110" interrupt within the Receive E1 Framer Block
5	SA6_1100_ENB	R/W	0	Change in Debounced Sa6 = 1100 Interrupt Enable This bit enables or disables the "Change in Debounced Sa6=1100" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1100 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1100 pattern. 0 = Disables the "Change in Debounced Sa6=1100" interrupt within the Receive E1 Framer Block 1 - Enables the "Change in Debounced Sa6=1100" interrupt within the Receive E1 Framer Block





REV. 1.0.0

TABLE 132: RECEIVE SA INTERRUPT ENABLE REGISTER (RSAIER)

Віт	Function	Түре	DEFAULT	Description-Operation
4	SA6_1010_ENB	R/W	0	Change in Debounced Sa6 = 1010 Interrupt Enable This bit enables or disables the "Change in Debounced Sa6=1010" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1010 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1010 pattern. 0 = Disables the "Change in Debounced Sa6=1010" interrupt within the Receive E1 Framer Block 1 - Enables the "Change in Debounced Sa6=1010" interrupt within the Receive E1 Framer Block
3	SA6_1000_ENB	R/W	0	Change in Debounced Sa6 = 1000 Interrupt Enable This bit enables or disables the "Change in Debounced Sa6=1000" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 1000 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 1000 pattern. 0 = Disables the "Change in Debounced Sa6=1000" interrupt within the Receive E1 Framer Block 1 - Enables the "Change in Debounced Sa6=1000" interrupt within the Receive E1 Framer Block
2	SA6_001x_ENB	R/W	0	Change in Debounced Sa6 = 001x Interrupt Enable This bit enables or disables the "Change in Debounced Sa6=001x" interrupt within the E1 Receive Framer, where x is don't care. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 001x pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 001x pattern. 0 = Disables the "Change in Debounced Sa6=001x" interrupt within the Receive E1 Framer Block 1 - Enables the "Change in Debounced Sa6=001x" interrupt within the Receive E1 Framer Block





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 132: RECEIVE SA INTERRUPT ENABLE REGISTER (RSAIER)

Віт **FUNCTION** TYPE **DEFAULT DESCRIPTION-OPERATION** SA6_other_ENB R/W 0 Debounced Sa6 = Other Combination Interrupt enable This bit enables or disables the "Debounced Sa6=other combination" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt when it detects the debounced Sa6 equals to any other combination. 0 = Disables the "Debounced Sa6=other combination" interrupt within the Receive E1 Framer Block 1 - Enables the "Debounced Sa6=other combination" interrupt within the Receive E1 Framer Block SA6 0000 ENB R/W 0 Change in Debounced Sa6 = 0000 Interrupt Enable This bit enables or disables the "Change in Debounced Sa6=0000" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Debounced Sa6 equals to the 0000 pattern. 2. Whenever the Receive E1 Framer block no longer detects the Debounced Sa6 equals to the 0000 pattern. 0 = Disables the "Change in Debounced Sa6=0000" interrupt within the Receive E1 Framer Block 1 - Enables the "Change in Debounced Sa6=0000" interrupt within the Receive E1 Framer Block



Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
5	SA7_EQ_0_STAT	RO	0	Received Sa7 Equals '0' State This READ ONLY bit field indicates whether or not the Receive E1 Framer is currently declaring the "Sa7 Equals 0" status within the incoming E1 National Bits. The "Received Sa7 Equals 0" status will be set to '1' if the received Sa7 is 0 for at least 2 out of 3 times. 0 = Indicates the E1 Receive Framer is currently not declaring the "Received Sa7 Equals 0" status. 1 = Indicates the E1 Receive Framer is currently declaring the "Received Sa7 Equals 0" status.
4-2	Reserved	-	-	Reserved
1	SA7_EQ_0_INT	RUR/ WC	0	Change in "Sa 7 Equals 0" Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Sa7 Equals 0" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Received Sa7 equals to 0 for at least 2 out of 3 times. 2. Whenever the Receive E1 Framer block no longer detects the Received Sa7 equals to the 0. 0 = Indicates that the "Change in Sa7 Equals 0" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Sa7 Equals 0" interrupt has occurred since the last read of this register
0	EXZ_STATUS	RUR/ WC	0	Change in Excessive Zero Condition Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Excessive Zero Condition" interrupt within the E1 Receive Framer Block has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Excessive Zero Condition. 2. Whenever the Receive E1 Framer block clears the Excessive Zero Condition 0 = Indicates the "Change in Excessive Zero Condition" interrupt has NOT occurred since the last read of this register 1 = Indicates the "Change in Excessive Zero Condition" interrupt has occurred since the last read of this register



TABLE 134: EXCESSIVE ZERO ENABLE REGISTER (EXZER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	SA7_EQ_0_ENB	R/W	0	Change in "Sa 7 Equals 0" Interrupt Enable This bit enables or disables the "Change in Sa7 Equals 0" interrupt within the Receive E1 Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Received
				Sa7 equals to 0 for at least 2 out of 3 times. 2. Whenever the Receive E1 Framer block no longer detects the Received Sa7 equals to the 0. 0 = Disables the "Change in Sa7 Equals 0" interrupt within the E1 Receive Framer Block. 1 = Enables the "Change in Sa7 Equals 0" interrupt within the E1 Receive Framer Block.
0	EXZ_ENB	R/W	0	Change in Excessive Zero Condition Interrupt Enable This bit enables or disables the "Change in Excessive Zero Condition" interrupt within the E1 Receive Framer. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block detects the Excessive Zero Condition. 2. Whenever the Receive E1 Framer block clears the Excessive Zero Condition 0 = Disables the "Change in Excessive Zero Condition" interrupt within the Receive E1 Framer Block 1 - Enables the "Change in Excessive Zero Condition" interrupt within the Receive E1 Framer Block

TABLE 135: SS7 STATUS REGISTER FOR LAPD1 (SS7SR1) HEX ADDRESS: 0xNB10

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved		00	
5	SS7TxSOT1	RUR/ WC		TxSOT for FISU/LSSU
4	SS7RxSOT1	RUR/ WC		RxSOT to be used in SS7 mode
3	SS7TxEOT1	RUR/ WC		TxEOT for FISU/LSSU
2	SS7RxEOT1	RUR/ WC		RxEOT to be used in SS7 mode



REV. 1.0.0

TABLE 135: SS7 STATUS REGISTER FOR LAPD1 (SS7SR1) HEX ADDRESS: 0xNB10

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	SS7_Fail_INT_STAT1	RUR/ WC	0	SS7 Failure Interrupt Status for SS7 Controllers This bit indicates whether or not, an SS7 failure interrupt occurred since the last read to this register. An SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CrC threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt has not occurred since the last reg read. 1 = SS7 failure interrupt has occurred since the last reg read.
0	SS7_INT_STAT1	RUR/ WC	0	SS7 Interrupt Status for HDLC controllers. This reset upon read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If the Interrupt is enabled, then the receive E1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt has not occurred since the last read of this register. 1 = indicates that the "SS7" interrupt has occurred since the last read of this register.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 136: SS7 ENABLE REGISTER FOR LAPD1 (SS7ER1) HEX ADDRESS: 0xNB11

Віт	Function	Түре	DEFAULT	Description-Operation
7-6	Reserved		00	
5	SS7TxSOT1_ENB	R/W		TxSOT Enable for FISU/LSSU
4	SS7RxSOT1_ENB	R/W		RxSOT Enable to be used in SS7 mode
3	SS7TxEOT1_ENB	R/W		TxEOT Enable for FISU/LSSU
2	SS7RxEOT1_ENB	R/W		RxEOT Enable to be used in SS7 mode
1	SS7_Fail_INT_ENB1	R/W	0	SS7 Failure Interrupt Enable for SS7 Controller This bit enables the SS7 failure interrupt. A SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CRC error threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt is disabled 1 = SS7 failure interrupt is enabled
0	SS7_INT_ENB1	R/W	0	SS7 Interrupt Enable for HDLC controller. This bit field enables the "SS7" interrupt. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt is disabled. 1 = indicates that the "SS7" interrupt enabled and will be generated when the above conditions are met.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 137: RXLOS/CRC INTERRUPT STATUS REGISTER (RLCISR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4	AIS16	RO	0	AIS 16 State This bit indicates whether or not the Receive E1 Framer is declaring AIS 16 (Time slot 16 = All Ones Signal) alarm condition. 0 = Indicates the Receive E1 Framer is currently NOT declaring the AIS16 alarm condition. 1 = Indicates the Receive E1 Framer is currently declaring the AIS16 alarm condition.
3	RxLOSINT	RUR/ WC	0	Change in Receive LOS condition Interrupt Status This bit indicates whether or not the "Change in Receive LOS condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block declares the Receive LOS condition. 2. Whenever the Receive E1 Framer block clears the Receive LOS condition. 0 = Indicates that the "Change in Receive LOS Condition" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in Receive LOS Condition" interrupt has occurred since the last read of this register.
2	CRCLOCK_INT	RUR/ WC	0	Change in CRC Multiframe Alignment In-Frame Interrupt Status This bit indicates whether or not the E1 Receive Framer block has lost or gained CRC Multiframe Alignment since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block declares CRC Multiframe Alignment LOCK. 2. Whenever the Receive E1 Framer block declares Loss of CRC Multiframe Alignment. 0 = Indicates that the "Change in CRC Multiframe Alignment In- Frame" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in CRC Multiframe Alignment In- Frame" interrupt has occurred since the last read of this register.

XRT86VX38A

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION



TABLE 137: RXLOS/CRC INTERRUPT STATUS REGISTER (RLCISR)
HEX ADDRESS: 0xNB12

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	CASLOCK_INT	RUR/ WC	0	Change in CAS Multiframe Alignment In-Frame Interrupt Status This bit indicates whether or not the E1 Receive Framer block has lost or gained CAS Multiframe Alignments since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block declares CAS Multiframe Alignment LOCK. 2. Whenever the Receive E1 Framer block declares Loss of CAS Multiframe Alignment. 0 = Indicates that the "Change in CAS Multiframe Alignment In- Frame" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in CAS Multiframe Alignment In- Frame" interrupt has occurred since the last read of this register.
0	AIS16_INT	RUR/ WC	0	Change in AlS16 Alarm Condition Interrupt Status This bit indicates whether or not the "Change in AlS16 Alarm Condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive E1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive E1 Framer block declares AlS16 (TimeSlot 16 = All Ones) condition. 2. Whenever the Receive E1 Framer block clears AlS16 (TimeSlot 16 = All Ones) condition. 0 = Indicates that the "Change in AlS16 Condition" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in AlS16 Condition" interrupt has occurred since the last read of this register.

TABLE 138: RXLOS/CRC INTERRUPT ENABLE REGISTER (RLCIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxLOS_ENB	R/W	0	Change in Receive LOS Condition Interrupt Enable This bit enables the "Change in Receive LOS Condition" interrupt. 0 = Enables "Change in Receive LOS Condition" Interrupt. 1 = Disables "Change in Receive LOS Condition" Interrupt.
2	CRCLOCK_ENB	R/W	0	Change in CRC Multiframe Alignment In-Frame Interrupt Enable This bit enables the "Change in CRC Multiframe Alignment In-Frame" interrupt. 0 = Enables "Change in CRC Multiframe Alignment In-Frame" Interrupt. 1 = Disables "Change in CRC Multiframe Alignment In-Frame" Interrupt.
1	CASLOCK_ENB	R/W	0	Change in CAS Multiframe Alignment In-Frame Interrupt Enable This bit enables the "Change in CAS Multiframe Alignment In-Frame" interrupt. 0 = Enables "Change in CAS Multiframe Alignment In-Frame" Interrupt. 1 = Disables "Change in CAS Multiframe Alignment In-Frame" Interrupt.
0	AIS16_ENB	R/W	0	Change in AlS16 Condition Interrupt Enable This bit enables the "Change in AlS16 (Time Slot 16 = All Ones) Condition" interrupt. 0 = Enables "Change in AlS 16 Condition" Interrupt. 1 = Disables "Change in AlS 16 Condition" Interrupt.



TABLE 139: DATA LINK STATUS REGISTER 2 (DLSR2)

HEX ADDRESS: 0xNB16

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RO	0	HDLC2 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 2 Controller. Two types of data link messages are supported within the XRT86VX38A device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TxSOT	RUR/ WC	0	Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC2 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC2 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	0	Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC2 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC2 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register

TABLE 139: DATA LINK STATUS REGISTER 2 (DLSR2)

Віт	Function	Түре	DEFAULT	Description-Operation
3	RxEOT	RUR/ WC	0	Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC2 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC2 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC2 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ WC	0	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC2 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this register
1	Rx ABORT	RUR/ WC	0	Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC2 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC2 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.



TABLE 140: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2) HEX ADDRESS: 0xNB17

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved
6	TXSOT ENB	R/W	0	Transmit HDLC2 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC2 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC2 Controller Start of Transmission (TxSOT) interrupt.
5	RXSOT ENB	R/W	0	Receive HDLC2 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC2 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC2 Controller Start of Reception (RxSOT) interrupt.
4	TXEOT ENB	R/W	0	Transmit HDLC2 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC2 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC2 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC2 Controller End of Transmission (TxEOT) interrupt.
3	RXEOT ENB	R/W	0	Receive HDLC2 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC2 Controller End of Reception (RxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC2 Controller End of Reception (RxEOT) interrupt.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 140: DATA LINK INTERRUPT ENABLE REGISTER 2 (DLIER2)

REV. 1.0.0

Віт	Function	Түре	DEFAULT	Description-Operation
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RXIDLE ENB	R/W	0	Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC2 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.

TABLE 141: SS7 STATUS REGISTER FOR LAPD2 (SS7SR2) HEX ADDRESS: 0xNB18

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved		00	
5	SS7TxSOT2	RUR/ WC		TxSOT for FISU/LSSU
4	SS7RxSOT2	RUR/ WC		RxSOT to be used in SS7 mode
3	SS7TxEOT2	RUR/ WC		TxEOT for FISU/LSSU
2	SS7RxEOT2	RUR/ WC		RxEOT to be used in SS7 mode





TABLE 141: SS7 STATUS REGISTER FOR LAPD2 (SS7SR2) HEX ADDRESS: 0xNB18

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	SS7_Fail_INT_STAT2	RUR/ WC	0	SS7 Failure Interrupt Status for SS7 Controllers This bit indicates whether or not, an SS7 failure interrupt occurred since the last read to this register. An SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CrC threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt has not occurred since the last reg read. 1 = SS7 failure interrupt has occurred since the last reg read.
0	SS7_INT_STAT2	RUR/ WC	0	SS7 Interrupt Status for HDLC controllers. This reset upon read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt has not occurred since the last read of this register. 1 = indicates that the "SS7" interrupt has occurred since the last read of this register.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 142: SS7 ENABLE REGISTER FOR LAPD2 (SS7ER2) HEX ADDRESS: 0xNB19

Віт	Function	Түре	DEFAULT	Description-Operation			
7-6	Reserved		00				
5	SS7TxSOT2_ENB	R/W		TxSOT Enable for FISU/LSSU			
4	SS7RxSOT2_ENB	R/W		RxSOT Enable to be used in SS7 mode			
3	SS7TxEOT2_ENB	R/W		TxEOT Enable for FISU/LSSU			
2	SS7RxEOT2_ENB	R/W		RxEOT Enable to be used in SS7 mode			
1	SS7_Fail_INT_ENB2	R/W	0	SS7 Failure Interrupt Enable for SS7 Controller This bit enables the SS7 failure interrupt. A SS7 failure interrupt generated whenever the receive CRC counter reaches the speci CRC error threshold. The error threshold can be set to 32 or 64 secutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt is disabled 1 = SS7 failure interrupt is enabled			
0	SS7_INT_ENB2	R/W	0	SS7 Interrupt Enable for HDLC controller. This bit field enables the "SS7" interrupt. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt is disabled. 1 = indicates that the "SS7" interrupt enabled and will be generated when the above conditions are met.			

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.



TABLE 143: DATA LINK STATUS REGISTER 3 (DLSR3)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RUR/ WC	0	HDLC3 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 3 Controller. Two types of data link messages are supported within the XRT86VX38A device: Message Oriented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TxSOT	RUR/ WC	0	Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC3 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC3 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	0	Receive HDLC3 Controller Start of Reception (RxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has started to receive a data link message. 0 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC3 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC3 Controller will declare this interrupt when it has completed its transmission of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has not occurred since the last read of this register 1 = Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt has occurred since the last read of this register





REV. 1.0.0

HEX ADDRESS: 0xNB26

TABLE 143: DATA LINK STATUS REGISTER 3 (DLSR3)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RXEOT	RUR/ WC	0	Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC3 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC3 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ WC	0	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC3 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this register
1	Rx ABORT	RUR/ WC	0	Receipt of Abort Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC3 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel. 0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register 1 = Receipt of Abort Sequence interrupt has occurred since last read of this register
0	RxIDLE	RUR/ WC	0	Receipt of Idle Sequence Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC3 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received. 0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register 1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.

TABLE 144: DATA LINK INTERRUPT ENABLE REGISTER 3 (DLIER3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION			
7	Reserved	-	-	Reserved			
6	TXSOT ENB	R/W	0	Transmit HDLC3 Controller Start of Transmission (TxSOT) Interrupt Enable This bit enables or disables the "Transmit HDLC3 Controller Start of Transmission (TxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has started to transmit a data link message. 0 = Disables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt. 1 = Enables the Transmit HDLC3 Controller Start of Transmission (TxSOT) interrupt.			
5	RXSOT ENB	R/W	0	Receive HDLC3 Controller Start of Reception (RxSOT) Interrup Enable This bit enables or disables the "Receive HDLC3 Controller Start of Reception (RxSOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC3 Controller Start of Reception (RxSOT) interrupt.			
4	TXEOT ENB	R/W	0	Transmit HDLC3 Controller End of Transmission (TxEOT) Interrupt Enable This bit enables or disables the "Transmit HDLC3 Controller End of Transmission (TxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Transmit HDLC3 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC3 Controller End of Transmission (TxEOT) interrupt.			
3	RXEOT ENB	R/W	0	Receive HDLC3 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC3 Controller End of Reception (RxEOT) "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has finished receiving a complete data link message. 0 = Disables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC3 Controller End of Reception (RxEOT) interrupt.			

XRT86VX38A





REV. 1.0.0

TABLE 144: DATA LINK INTERRUPT ENABLE REGISTER 3 (DLIER3)

HEX ADDRESS: 0xNB27

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION			
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.			
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.			
0	RXIDLE ENB	R/W	0	Receipt of Idle Sequence Interrupt Enable This bit enables or disables the "Receipt of Idle Sequence" Interrupt within the XRT86VX38A device. Once this interrupt is enabled, the Receive HDLC3 Controller will generate an interrupt when it has detected the Idle Sequence Octet (i.e. 0x7E) within the incoming data link channel. 0 = Disables the "Receipt of Idle Sequence" interrupt. 1 = Enables the "Receipt of Idle Sequence" interrupt.			

TABLE 145: SS7 STATUS REGISTER FOR LAPD3 (SS7SR3) HEX ADDRESS: 0xNB28

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved		00	
5	SS7TxSOT3	RUR/ WC		TxSOT for FISU/LSSU
4	SS7RxSOT3	RUR/ WC		RxSOT to be used in SS7 mode
3	SS7TxEOT3	RUR/ WC		TxEOT for FISU/LSSU
2	SS7RxEOT3	RUR/ WC		RxEOT to be used in SS7 mode

REV. 1.0.0

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	SS7_Fail_INT_STAT3	RUR/ WC	0	SS7 Failure Interrupt Status for SS7 Controllers This bit indicates whether or not, an SS7 failure interrupt occurred since the last read to this register. An SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CrC threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt has not occurred since the last reg read. 1 = SS7 failure interrupt has occurred since the last reg read.
0	SS7_INT_STAT3	RUR/ WC	0	SS7 Interrupt Status for HDLC controllers. This reset upon read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt has not occurred since the last read of this register. 1 = indicates that the "SS7" interrupt has occurred since the last read of this register.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 146: SS7 ENABLE REGISTER FOR LAPD3 (SS7ER3) HEX ADDRESS: 0xNB29

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
7-6	Reserved		00	
5	SS7TxSOT3_ENB	R/W		TxSOT Enable for FISU/LSSU
4	SS7RxSOT3_ENB	R/W		RxSOT Enable to be used in SS7 mode
3	SS7TxEOT3_ENB	R/W		TxEOT Enable for FISU/LSSU
2	SS7RxEOT3_ENB	R/W		RxEOT Enable to be used in SS7 mode
1	SS7_Fail_INT_ENB3	R/W	0	SS7 Failure Interrupt Enable for SS7 Controller This bit enables the SS7 failure interrupt. A SS7 failure interrupt is generated whenever the receive CRC counter reaches the specified CRC error threshold. The error threshold can be set to 32 or 64 consecutive SS7 frames with corrupted CRC bytes. 0 = SS7 failure interrupt is disabled 1 = SS7 failure interrupt is enabled
0	SS7_INT_ENB3	R/W	0	SS7 Interrupt Enable for HDLC controller. This bit field enables the "SS7" interrupt. If the Interrupt is enabled, then the receive T1 Framerblock will generate an interrupt when the receive LAPD message is more than 276 bytes in length. 0= indicates that the "SS7" interrupt is disabled. 1 = indicates that the "SS7" interrupt enabled and will be generated when the above conditions are met.

Note: For a description/example of the SS7 Controller functionality, please refer to application note TAN-210.

TABLE 147: E1 BOC INTERRUPT STATUS REGISTER (BOCISR 0xNB70H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
RMTCH3	RMTCH2	Rese	erved	RSSMF	TSSME	RMTCH1	RBOC
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

BIT 7 - Receive SSM Match 3 Event

This bit is set when the receive SSM message is equal to the RSSM Match 3 message, and filter validation has occurred.

- } 0 No Match
- } 1 Match 3

BIT 6 - Receive SSM Match 2 Event

This bit is set when the receive SSM message is equal to the RSSM Match 2 message, and filter validation has occurred.

- } 0 No Match
- } 1 Match 2

BITS [5:4] - Reserved

BIT 3 - RSSM Register Full Event (Receive Start of Transfer)

This bit is set when the RSSM register is full. This register is not gated by the filter. It is set any time a valid BOC message has been received.

- } 0 Not Full
- } 1 Full

BIT 2 - TSSM Register Empty Event (Transmit End of Transfer)

This bit is set when the TSSM register has been emptied according to amount of repetitions programmed into the TxBYTE count register 0xn178h. This alarm is meant to be an indicator of a complete BOC transmission for system alert or to initiate a response for future processing.

- } 0 Not Emptied
- } 1 Emptied

BIT 1 - Receive SSM Match 1 Event

This bit is set when the receive SSM message is equal to the RSSM Match 1 message, and filter validation has occurred.

- } 0 No Match
- } 1 Match 1

BIT 0 - Receive BOC Detector Change of Status

This bit is set to 1 any time a change has occurred with the RSSM message. This alarm will NOT be set unless the filter setting has been satisfied.

- } 0 No Change
- } 1 Change of Status

TABLE 148: E1 BOC INTERRUPT ENABLE REGISTER (BOCIER 0xNB71H)

BIT7	BIT6	BIT5	BIT4	ВІТ3	BIT2	BIT1	BIT0
RMTCH3	RMTCH2	Rese	erved	RSSMF	TSSME	RMTCH1	RBOC
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BIT 7 - Receive SSM Match 3 Event

This bit is used to enable the RSSM Match 3 message Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BIT 6 - Receive SSM Match 2 Event

This bit is used to enable the RSSM Match 2 message Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BITS [5:4] - Reserved

BIT 3 - RSSM Register Full Event

This bit is used to enable the RSSM Full Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BIT 2 - TSSM Register Empty Event

This bit is used to enable the TSSM Empty Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BIT 1 - Receive SSM Match 1 Event

This bit is used to enable the RSSM Match 1 message Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled

BIT 0 - Receive BOC Detector Change of Status

This bit is used to enable the BOC detector change of status Interrupt.

- } 0 Disabled
- } 1 Interrupt Enabled



TABLE 149: E1 BOC UNSTABLE INTERRUPT STATUS REGISTER (BOCUISR 0xNB74H)

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	
Reserved	Unstable	Reserved						
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR	
0	0	0	0	0	0	0	0	

BIT 7 - Reserved

BIT 6 - Unstable SSM Message Interrupt Status

This bit will be set to '1' anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message. This register is Reset Upon Read.

- } 0 No Change in SSM
- } 1 Change in SSM

BITS [5:0] - Reserved



TABLE 150: E1 BOC UNSTABLE INTERRUPT ENABLE REGISTER (BOCUIER 0xNB75H)

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Reserved	Unstable			Rese	erved		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

BIT 7 - Reserved

BIT 6 - Unstable SSM Message Interrupt Enable

This bit is used to enable the Unstable SSM message Interrupt. Unstable is defined as anytime the receive SSM message has changed from its previous value, IF the SSM message was valid. Therefore, this interrupt is only active once the BOC has received a valid SSM message.

- } 0 Disabled
- } 1 Interrupt Enabled

BITS [5:0] - Reserved



REV. 1.0.0

2.0 LINE INTERFACE UNIT (LIU SECTION) REGISTERS

TABLE 151: LIU CHANNEL CONTROL REGISTER 0 (LIUCCR0)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	QRSS_n/ PRBS_n	R/W	0	QRSS/PRBS Select Bits These bits are used to select between QRSS and PRBS. $0 = PRBS_n (2^{15} - 1)$ $1 = QRSS_n (2^{20} - 1)$
6	PRBS_Rx_n/ PRBS_Tx_n	R/W	0	PRBS Receive/Transmit Select: This bit is used to select where the output of the PRBS Generator is directed if PRBS generation is enabled. 0 = Normal Operation - PRBS generator is output on TTIP and TRING if PRBS generation is enabled. 1 = PRBS Generator is output on RPOS and RCLK. Bit 6 = "0" PBRS Generator Bit 6 = "1" PBRS Generator RPOS RPOS RNEG
5	RXON_n	R/W	0	Receiver ON: This bit permits the user to either turn on or turn off the Receive Section of XRT86VX38A. If the user turns on the Receive Section, then XRT86VX38A will begin to receive the incoming data-stream via the RTIP and RRING input pins. Conversely, if the user turns off the Receive Section, then the entire Receive Section except the MCLKIN Phase Locked Loop (PLL) will be powered down. 0 = Shuts off the Receive Section of XRT86VX38A. 1 = Turns on the Receive Section of XRT86VX38A.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 151: LIU CHANNEL CONTROL REGISTER 0 (LIUCCR0)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
4-0	EQC[4:0]	R/W	00000	Equalizer Control [4:0]:
				These bits are used to control the transmit pulse shaping, transmit line build-out (LBO) and receive sensitivity level.
				The Transmit Pulse Shape can be controlled by adjusting the Transmit Line Build-Out Settings for different cable length in E1 mode. Transmit pulse shape can also be controlled by using the Arbitrary mode, where users can specify the amplitude of the pulse shape by using the 8 Arbitrary Pulse Segments provided in the LIU registers (0xNf08-0xNf0F), where n is the channel number.
				The XRT86VX38A device supports both long haul and short haul applications which can also be selected using the EQC[4:0] bits.
				Table 152 presents the corresponding Transmit Line Build Out and Receive Sensitivity settings using different combinations of these five EQC[4:0] bits.



REV. 1.0.0

TABLE 152: EQUALIZER CONTROL AND TRANSMIT LINE BUILD OUT

EQC[4:0]	T1 Mode/Receive Sensitivity	TRANSMIT LBO	CABLE
0x00h	T1 Long Haul/36dB	0dB	100Ω TP
0x01h	T1 Long Haul/36dB	-7.5dB	100Ω TP
0x02h	T1 Long Haul/36dB	-15dB	100Ω TP
0x03h	T1 Long Haul/36dB	-22.5dB	100Ω TP
0x04h	T1 Long Haul/45dB	0dB	100Ω TP
0x05h	T1 Long Haul/45dB	-7.5dB	100Ω TP
0x06h	T1 Long Haul/45dB	-15dB	100Ω TP
0x07h	T1 Long Haul/45dB	-22.5dB	100Ω TP
0x08h	T1 Short Haul/15dB	0 to 133 feet (0.6dB)	100Ω TP
0x09h	T1 Short Haul/15dB	133 to 266 feet (1.2dB)	100Ω TP
0x0Ah	T1 Short Haul/15dB	266 to 399 feet (1.8dB)	100Ω TP
0x0Bh	T1 Short Haul/15dB	399 to 533 feet (2.4dB)	100Ω TP
0x0Ch	T1 Short Haul/15dB	533 to 655 feet (3.0dB)	100Ω TP
0x0Dh	T1 Short Haul/15dB	Arbitrary Pulse	100Ω TP
0x0h	T1 Gain Mode/29dB	0 to 133 feet (0.6dB)	100Ω TP
0x0Fh	T1 Gain Mode/29dB	133 to 266 feet (1.2dB)	100Ω TP
0x10h	T1 Gain Mode/29dB	266 to 399 feet (1.8dB)	100Ω TP
0x11h	T1 Gain Mode/29dB	399 to 533 feet (2.4dB)	100Ω TP
0x12h	T1 Gain Mode/29dB	533 to 655 feet (3.0dB)	100Ω TP
0x13h	T1 Gain Mode/29dB	Arbitrary Pulse	100Ω TP
0x14h	T1 Gain Mode/29dB	0dB	100Ω TP
0x15h	T1 Gain Mode/29dB	-7.5dB	100Ω TP
0x16h	T1 Gain Mode/29dB	-15dB	100Ω TP
0x17h	T1 Gain Mode/29dB	-22.5dB	100Ω TP
0x18h	E1 Long Haul/36dB	ITU G.703	75Ω Coax
0x19h	E1 Long Haul/36dB	ITU G.703	120Ω TP
0x1Ah	E1 Long Haul/45dB	ITU G.703	75Ω Coax
0x1Bh	E1 Long Haul/45dB	ITU G.703	120Ω TP
0x1Ch	E1 Short Haul/15dB	ITU G.703	75Ω Coax
0x1Dh	E1 Short Haul/15dB	ITU G.703	120Ω TP
0x1Eh	E1 Gain Mode/29dB	ITU G.703	75Ω Coax
0x1Fh	E1 Gain Mode/29dB	ITU G.703	120Ω TP

TABLE 153: LIU CHANNEL CONTROL REGISTER 1 (LIUCCR1)

Віт	Function	Түре	DEFAULT		D	ESCRIPTION-	OPERATION		
7	RXTSEL_n	R/W	0	Receiver Ter	rmination	Select:			
							n "High" imped ing this bit acc		
					RXTSEI	. RX Te	ermination		
					0	"High" I	mpedance		
					1	In	ternal		
6	TXTSEL_n	R/W	0	Transmit Te	rmination	Select:			
							nternal termina mitter accordin		
					TXTS	EL TX	Termination		
					0	"Hig	h" Impedanc	e	
					1		Internal		
				impedance w Mode. In internal ter	then the LI mination n transmit ar	U block is conde, (i.e., 1) and receive to	ransmit and reconfigured in In EXTSEL = "1" a commination can	ternal Te and RXT be sele	ermination SEL =
				Т	ERSEL1	TERSEL0	and Rece	eive	
					0	0	100Ω	2	
					0	1	110Ω	1	
					1	0	75Ω		
				L	1	1	120Ω	!	
							n mode, the e transformer.		tter output
3	RxJASEL_n	R/W	0		its the use	r to enable o	or disable the o		enuator in
				within the Re	ceive E1 L	IU Block.	operate in the		
				1 = Enables to within the Re			operate in the	Receive	e Path





TABLE 153: LIU CHANNEL CONTROL REGISTER 1 (LIUCCR1)

HEX ADDRESS: 0x0FN1

Віт	Function	Түре	DEFAULT		DE	SCRIPTION-O	PERATION	
2	TxJASEL_n	R/W	0	This bit pern the Transmi 0 = Disables within the Tr 1 = Enables	t Path within s the Jitter At ansmit E1 Ll	to enable or the XRT86V tenuator to o U Block. enuator to op	X38A device. perate in the	itter Attenuator in Transmit Path Transmit Path
1	JABW_n	R/W	0	In E1 mode, as well as th 1 = Selects length will be 0 = Setting t Attenuator. the FIFO siz The table be	this bit is usine FIFO size. a 1.5Hz Bande automaticathis bit to "0" The FIFOS (Inc.) elow presentsing to the con	dwidth for the lly set to 64 I will select 10 bit D0 of this	he Jitter Attenu e Jitter Attenu bits. Hz Bandwidt register) will tenuator and	nuator Bandwidth lator. The FIFO h for the Jitter be used to select FIFO settings nd FIFOS bits in FIFO Size 32 64 32 64 32 64 64 64 64
0	FIFOS_n	R/W	0	FIFO Size S	Select: See to	able of bit D1	above for th	e function of this

bit.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 154: LIU CHANNEL CONTROL REGISTER 2 (LIUCCR2)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION			
7	INVQRSS_n	R/W	0	Invert QRSS Patte This bit inverts the configured to transi 0 = The LIU will NC 1 = The LIU will inv	output PRBS/C mit a PRBS/C OT invert the c	RSS pattern. output PRBS/0	•
6-4	TXTEST[2:0]	R/W	Transmit Test Pattern [2:0]: These bits are used to configure the Transmit E1 LIU Block to gerate and transmit test patterns according to the following table. of these bits automatically places the LIU section in Single Rail mode. When this happens, the Framer section must be placed i Single Rail mode in Reg 0xN101.				
				TXTEST2	TXTEST1	TXTEST0	Test Pattern
				0	Х	Х	No Pattern
				1	0	0	TDQRSS
				1	0	1	TAOS
				1	1	0	TLUC
				1	1	1	TLDC
				tern. TAOS (Transmit A) Whenever the user mit E1 LIU Block w Transmit E1 Frame minal equipment) a TLUC (Transmit N) The Transmit E1 LI Loop-Up Code of "(ber n. When Network Loox XRT86VX38A will in Remote Loop-Back ister 0xFN3) in order automatically when request. TLDC (Transmit N) The Transmit E1 LI	215-1 pseudo- III Ones): I implements to ill ignore the certock (as we cand overwrite in the letwork Loop in the cap-Up code is gnore the "Aux activation" (Ner to avoid activation the remote to be the cap ill Block will good in the remote to the cap ill Block will good in the second ill Block will good in the second in the	chis configurate data that it is a cell as the upst this data with a -Up Code): the configurate and the composition of the sell as the upst this data with a -Up Code): the configuration of the sell being transmitted that it is a composite of the composition of the composition of the composition of the composition of the configuration of the co	ion setting, the Transcepting from the ream system-side to the All Ones Patternament the Network elected channel number of the All Ones Patternament the Network elected channel number of the NLCDE0 = "1" of responds to the Loop-Back elected to th





TABLE 154: LIU CHANNEL CONTROL REGISTER 2 (LIUCCR2)

Віт	Function	Түре	DEFAULT			DESCR	IPTION-OPE	RATION	
3	TXON_n	R/W	0	This be Driver then Driver then Driver the True	r of XRT86\XXT86\XXST86\XXST86\XXSTP and TR ersely, if the FRING outpo huts off the e and tri-sta urns on the e. If the use of the	he user to e /X38A. If th 3A will begin ING output e user turns ut pins will to Transmit D tes the TTI Transmit D r wishes to Transmit D	e user turn n to transm pins. off the Trai pe tri-stated river associ P and TRIN river associ exercise so river of the	n or turn off the Transns on the Transmit Drive it DS1 data (on the line namit Driver, then the Tl. iated with the XRT86V) IG output pins. iated with the XRT86V) of tware control over the e XRT86VX38A, then is TxON pin to a logic "he	er,) via TIP K38A K38A e state i it is
2-0	LOOP2_n	R/W	000	These	e bits control the table b LOOP2 0 1 1 1	ol the Loop-	LOOP0 X 0 1 0 1	s of the LIU section, ac Loop-Back Mode No Loop-Back Dual Loop-Back Analog Loop-Back Remote Loop-Back Digital Loop-Back	ccord-



REV. 1.0.0

TABLE 155: LIU CHANNEL CONTROL REGISTER 3 (LIUCCR3)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	NLCDE[1:0]	R/W	00	These bits are use	ode Detection Enable [1:0]: ed to control the Loop-Code detection on the ording to the table below. This part must be in Sindetect.
				NLCDE[1:0]	NETWORK LOOP CODE DETECTION ENABLE
				00	Disables Loop Code Detection
				01	Enables Loop-Up Code Detection on the Receive Path.
				10	Enables Loop-Down Code Detection on the Receive Path.
				11	Enables Automatic Loop-Up Code Detection on the Receive Path and Remote Loop-Back Activation upon detecting Loop-Up Code.
				Loop-Up code Par pattern). When the more than 5 second (2000 NNf05) is set to "register 0xNf04), a Loop-Down Code pattern). When the more than 5 second (2000 NNf05) is set to "register 0xNf04), a Automatic Loop-Activation Enable When this mode is ter 0xNf05) is resemble to the contraction of the receivable of the contraction of the receivable of the contraction of the remote of the contraction of the contraction of the remote of the contraction of the contracti	A is configured to monitor the receive data for the ttern (i.e. a string of four '0's followed by one '1' e presence of the "00001" pattern is detected for nds, the status of the NLCD bit (bit 3 of register 1" and if the NLCD interrupt is enabled (bit 3 of an interrupt will be generated. • Detection Enable: A is configured to monitor the receive data for the Pattern (i.e. a string of two '0's followed by one '1' e presence of the "001" pattern is detected for nds, the status of the NLCD bit (bit 3 of register 1" and if the NLCD interrupt is enabled (bit 3 of an interrupt will be generated. • Up Code Detection and Remote Loop Back e: s enabled, the state of the NLCD bit (bit 3 of register to "0" and the XRT86VX38A is configured to be data for the Loop-Up code. If the "00001" pattern ager than 5 seconds, then the NLCD bit (bit 3 of se set "1", and Remote Loop-Back is activated. Hoop-back is activated, the XRT86VX38A is auto-imed to monitor the receive data for the Loop-NLCD bit stays set even after the chip stops receiv-
				XRT86VX38A rec	p-Back condition is removed only when the serves the Loop-Down code for more than 5 seconatic Loop-Code detection mode is terminated.
5	CODES_n	R/W	0		is bit selects HDB3 encoding and decoding for g a "1" selects AMI coding scheme. This bit is only
4-3	Reserved	R/W	00	These Bits are No	ot Used





REV. 1.0.0

TABLE 155: LIU CHANNEL CONTROL REGISTER 3 (LIUCCR3)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	INSBPV_n	R/W	0	Insert Bipolar Violation: When this bit transitions from "0" to "1", a bipolar violation is inserted in the transmitted data stream of the selected channel number n. Bipolar violation can be inserted either in the QRSS pattern, or input data when operating in single-rail mode. The state of this bit is sampled on the rising edge of the respective TCLK_n. Note: To ensure the insertion of a bipolar violation, a "0" should be
				written in this bit location before writing a "1".
1	INSBER_n	R/W	0	Insert Bit Error:
				This bit is used to insert a single bit error on the transmitter of the E1 LIU Block.
				When the E1 LIU Block is configured to transmit and detect the QRSS pattern, (i.e., TxTEST[2:0] bits set to 'b100'), a "0" to "1" transition of this bit will insert a bit error in the transmitted QRSS pattern of the selected channel number n.
				The state of this bit is sampled on the rising edge of the respective TCLK_n.
				Note: To ensure the insertion of bit error, a "0" should be written in this bit location before writing a "1".
0	RxSERCLKMute	R/W	0	RxSERCLK Mute Upon RLOS: When this bit is set the recovered line clock is muted (no output) when a RLOS condition is detected. 0 - Normal operation, RxSERCLK is always active. While no RLOS is detected the recovered line clock is output on RxSERCLK. If a RLOS condition is detected the MCLK is output on RxSERCLK. 1 - Mute upon RLOS. RxSERCLK is muted (no output) when RLOS is detected.

TABLE 156: LIU CHANNEL CONTROL INTERRUPT ENABLE REGISTER (LIUCCIER)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	This Bit Is Not Used
6	DMOIE_n	R/W	0	Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Enable: This bit permits the user to either enable or disable the "Change of Transmit DMO Condition" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur. 1. Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0xNf05) to "1". 2. Whenever the Transmit Section toggles the DMO Status bit (Bit 6 or Register 0xNf05) to "0". 0 – Disables the "Change in the DMO Condition" Interrupt. 1 – Enables the "Change in the DMO Condition" Interrupt.
5	FLSIE_n	R/W	0	FIFO Limit Status Interrupt Enable: This bit permits the user to either enable or disable the "FIFO Limit Status" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt when the jitter attenuator Read/Write FIFO pointers are within +/- 3 bits. 0 = Disables the "FIFO Limit Status" Interrupt 1 = Enables the "FIFO Limit Status" Interrupt
4	LCVIE_n	R/W	0	Line Code Violation Interrupt Enable: Writing a "1" to this bit enables Line Code Violation Interrupt generation, writing a "0" masks it. Note: Only use for Framer Bypass operation. When framer is in path, use Framer LCV interrupt enable in register 0xNB03.
3	NLCDIE_n	R/W	0	 Change in Network Loop-Code Detection Interrupt Enable: This bit permits the user to either enable or disable the "Change in Network Loop-Code Detection" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur. 1. Whenever the Receive Section (within XRT86VX38A) detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect). 2. Whenever the Receive Section (within XRT86VX38A) no longer detects the Network Loop-Code (Loop-Up or Loop-Down depending on which Loop-Code the Receive LIU is configured to detect). 0 – Disables the "Change in Network Loop-Code Detection" Interrupt. 1 – Enables the "Change in Network Loop-Code Detection" Interrupt.
2	AISDIE_n	R/W	0	AlS Detection Interrupt Enable: Writing a "1" to this bit enables Alarm indication Signal detection interrupt generation, writing a "0" masks it. Note: Only use for Framer Bypass operation. When framer is in path, use Framer AlS interrupt enable in register 0xNB03.





HEX ADDRESS: 0x0FN5

REV. 1.0.0

TABLE 156: LIU CHANNEL CONTROL INTERRUPT ENABLE REGISTER (LIUCCIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RLOSIE_n	R/W	0	Change of the Receive LOS (Loss of Signal) Defect Condition Interrupt Enable:
				This bit permits the user to either enable or disable the "Change of the Receive LOS Defect Condition" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur.
				 Whenever the Receive Section (within XRT86VX38A) declares the LOS Defect Condition.
				Whenever the Receive Section (within XRT86VX38A) clears the LOS Defect condition.
				0 - Disables the "Change in the LOS Defect Condition" Interrupt.
				1 – Enables the "Change in the LOS Defect Condition" Interrupt.
0	QRPDIE_n	R/W	0	Change in QRSS Pattern Detection Interrupt Enable:
				This bit permits the user to either enable or disable the "Change in QRSS Pattern Detection" Interrupt. If the user enables this interrupt, then the XRT86VX38A device will generate an interrupt any time when either one of the following events occur.
				 Whenever the Receive Section (within XRT86VX38A) detects the QRSS Pattern.
				Whenever the Receive Section (within XRT86VX38A) no longer detects the QRSS Pattern.
				0 - Disables the "Change in QRSS Pattern Detection" Interrupt.
				1 – Enables the "Change in QRSS Pattern Detection" Interrupt.

Note: Register 0xNf04, 0xNf05 and 0xNf06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0xN101.

TABLE 157: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	
6	DMO_n	RO	0	Driver Monitor Output (DMO) Status: This READ-ONLY bit indicates whether or not the Transmit Section is currently declaring the DMO Alarm condition. The Transmit Section will check the Transmit Output E1 Line signal for bipolar pulses via the TTIP and TRING output signals. If the Transmit Section were to detect no bipolar signal for 128 consecutive bit-periods, then it will declare the Transmit DMO Alarm condi-
				tion. This particular alarm can be used to check for fault conditions on the Transmit Output Line Signal path. The Transmit Section will clear the Transmit DMO Alarm condition the instant that it detects some bipolar activity on the Transmit Output Line signal.
				 0 = Indicates that the Transmit Section of XRT86VX38A is NOT currently declaring the Transmit DMO Alarm condition. 1 = Indicates that the Transmit Section of XRT86VX38A is currently declaring the Transmit DMO Alarm condition. Note: If the DMO interrupt is enabled (DMOIE - bit D6 of register 0xNf04), any transition on this bit will generate an Interrupt.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 157: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт **FUNCTION** TYPE **DEFAULT DESCRIPTION-OPERATION** 5 FLS_n RO 0 **FIFO Limit Status:** This READ-ONLY bit indicates whether or not the XRT86VX38A is currently declaring the FIFO Limit Status. This bit is set to a "1" to indicate that the jitter attenuator Read/Write FIFO pointers are within +/- 3 bits. 0 = Indicates that the XRT86VX38A is NOT currently declaring the FIFO Limit Status. 1 = Indicates that the XRT86VX38A is currently declaring the FIFO Limit Status. NOTE: If the FIFO Limit Status Interrupt is enabled, (FLSIE bit - bit D5 of register 0xNf04), any transition on this bit will generate an Interrupt. 4 LCV n RO 0 Line Code Violation: This bit is set to "1" to indicate that the receiver of channel n is currently detecting a Line Code Violation or an excessive number of zeros in the HDBs mode. If the LCVIE bit is enabled any transition on this bit will generate an interrupt. NOTE: Only use for Framer Bypass operation.





TABLE 157: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

HEX ADDRESS: 0x0FN5

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
3	NLCD_n	RO	0	Network Loop-Code Detection Status Bit: This bit operates differently in the Manual or the Automatic Network Loop-Code detection modes. Manual Loop-Up Code detection mode (.i.e If NLCDE1 = "0" and NLCDE0 = "1"), this bit gets set to "1" as soon as the Loop-Up Code ("00001") is detected in the receive data for longer than 5 seconds. This bit stays high as long as the Receive E1 LIU Block detects the presence of the Loop-Up code in the receive data and it is reset to "0" as soon as it stops receiving the Loop-Up Code. If the NLCD interrupt is enabled, the XRT86VX38A will initiate an interrupt on every transition of the NLCD status bit. Manual Loop-Down Code detection mode (i.e., If NLCDE1 = "1" and NLCDE0 = "0"), this bit gets set to "1" as soon as the Loop-Down Code ("001") is detected in the receive data for longer than 5 seconds. This bit stays high as long as the Receive E1 LIU Block detects the presence of the Loop-Down code in the receive data and it is reset to "0" as soon as it stops receiving the Loop-Down Code.
				If the NLCD interrupt is enabled, the XRT86VX38A will initiate an interrupt on every transition of the NLCD status bit. Automatic Loop-code detection mode (i.e., If NLCDE1 = "1" and NLCDE0 = "1"), the state of the NLCD status bit is reset to "0" and the XRT86VX38A is programmed to monitor the receive input data for the Loop-Up code. This bit is set to a "1" to indicate that the Network Loop Code is detected for more than 5 seconds. Simultaneously the Remote Loop-Back condition is automatically activated and the XRT86VX38A is programmed to monitor the receive data for the Network Loop Down code. The NLCD bit stays 'high' as long as the Remote Loop-Back condition is in effect even if the chip stops receiving the Loop-Up code. Remote Loop-Back is removed only if the XRT86VX38A detects the Loop-Down Code "001" pattern for longer than 5 seconds in the receive data. Upon detecting the Loop-Down Code "001" pattern, the XRT86VX38A will reset the NLCD status bit and an interrupt will be generated if the NLCD interrupt enable bit is enabled. Users can monitor the state of this bit to determine if the Remote Loop-Back is activated.
2	AISD_n	RO	0	Alarm Indication Signal detect: This bit is set to "1" to indicate All Ones Signal is detected by the receiver of channel n. If the AISDIE bit is enabled any transition on this bit will generate an interrupt. Note: Only use for Framer Bypass operation. When framer is in path, use Framer RxAIS State in register 0xNB02.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 157: LIU CHANNEL CONTROL STATUS REGISTER (LIUCCSR)

Віт	Function	Түре	DEFAULT	Description-Operation
1	RLOS_n	RO	0	Receive Loss of Signal Defect Condition Status: This READ-ONLY bit indicates whether or not the Receive LIU Block is currently declaring the LOS defect condition. 0 = Indicates that the Receive Section is NOT currently declaring the LOS Defect Condition. 1 = Indicates that the Receive Section is currently declaring the LOS Defect condition.
				NOTE: If the RLOSIE bit (bit D1 of Register 0xNf04) is enabled, any transition on this bit will generate an Interrupt.
0	QRPD_n	RO	0	Quasi-random Pattern Detection Status: This READ-ONLY bit indicates whether or not the Receive LIU Block is currently declaring the QRSS Pattern LOCK status. 0 = Indicates that the XRT86VX38A is NOT currently declaring the QRSS Pattern LOCK. 1 = Indicates that the XRT86VX38A is currently declaring the QRSS Pattern LOCK. Note: If the QRPDIE bit (bit D0 of register 0xNf04) is enabled, any transition on this bit will generate an Interrupt.

Note: Register 0xNf04, 0xNf05 and 0xNf06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0xN101.



TABLE 158: LIU CHANNEL CONTROL INTERRUPT STATUS REGISTER (LIUCCISR) HEX ADDRESS: 0x0FN6

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	
6	DMOIS_n	RUR/ WC	0	Change of Transmit DMO (Drive Monitor Output) Condition Interrupt Status: This RESET-upon-READ bit indicates whether or not the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "Change of the Transmit DMO Condition" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when DMO_n status bit (bit 6 of Register 0xNf05) has changed since the last read of this register. Note: Users can determine the current state of the "Transmit DMO Condition" by reading out the content of bit 6 within Register 0xNf05
5	FLSIS_n	RUR/ WC	0	FIFO Limit Interrupt Status: This RESET-upon-READ bit indicates whether or not the "FIFO Limit" Interrupt has occurred since the last read of this register. 0 = Indicates that the "FIFO Limit Status" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "FIFO Limit Status" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when FIFO Limit Status bit (bit 5 of Register 0xNf05) has changed since the last read of this register. Note: Users can determine the current state of the "FIFO Limit" by reading out the content of bit 5 within Register 0xNf05
4	LCVIS_n	RUR	0	Line Code Violation Interrupt Status: This bit is set to a "1" every time the LCV_n status has changed since the last read. Note: Only use for Framer Bypass operation. When framer is in path, use Framer LCV Int Status in register 0xNB02.
3	NLCDIS_n	RUR/ WC	0	Change in Network Loop-Code Detection Interrupt Status: This RESET-upon-READ bit indicates whether or not the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "Change in Network Loop-Code Detection" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when NLCD status bit (bit 3 of Register 0xNf05) has changed since the last read of this register. Note: Users can determine the current state of the "Network Loop-Code Detection" by reading out the content of bit 3 within Register 0xNf05





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 158: LIU CHANNEL CONTROL INTERRUPT STATUS REGISTER (LIUCCISR)

FUNCTION TYPE Віт **DEFAULT DESCRIPTION-OPERATION RUR** 0 AIS Detection Interrupt Status: This bit is set to a "1" every time the 2 AISDIS n AISD n status has changed since the last read. **NOTE:** Only use for Framer Bypass operation. When framer is in path, use Framer RxAIS State Change in register 0xNB02. 1 RLOSIS n RUR/ 0 Change of Receive LOS (Loss of Signal) Defect Condition Inter-WC rupt Status: This RESET-upon-READ bit indicates whether or not the "Change of the Receive LOS Defect Condition" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change of the Receive LOS Defect Condition" Interrupt has NOT occurred since the last read of this register. 1 - Indicates that the "Change of the Receive LOS Defect Condition" Interrupt has occurred since the last read of this register. NOTE: The user can determine the current state of the "Receive LOS Defect condition" by reading out the contents of Bit 1 (Receive LOS Defect Condition Status) within Register 0xNf05. 0 QRPDIS n RUR/ 0 Change in Quasi-Random Pattern Detection Interrupt Status: WC This RESET-upon-READ bit indicates whether or not the "Change in QRSS Pattern Detection" Interrupt has occurred since the last read of this register. 0 = Indicates that the "Change in QRSS Pattern Detection" Interrupt has NOT occurred since the last read of this register. 1 = Indicates that the "Change in QRSS Pattern Detection" Interrupt has occurred since the last read of this register. This bit is set to a "1" every time when QRPD status bit (bit 0 of Register 0xNf05) has changed since the last read of this register. NOTE: Users can determine the current state of the "QRSS Pattern Detection" by reading out the content of bit 0 within Register 0xNf05

Note: Register 0xNf04, 0xNf05 and 0xNf06 only work if the LIU is placed in Single Rail mode. If done so, the Framer block must also be placed in Single Rail mode in Register 0xN101.



HEX ADDRESS: 0x0FN8

REV. 1.0.0

TABLE 159: LIU CHANNEL CONTROL CABLE LOSS REGISTER (LIUCCCCR)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	RO	0	
6	Reserved	RO	0	
5-0	CLOS[5:0]	RO	0	Cable Loss [5:0]: These bits represent the six bit receive selective equalizer setting which is also a binary word that represents the cable attenuation indication within ±1dB. CLOS5_n is the most significant bit (MSB) and CLOS0_n is the least significant bit (LSB). Note: In RxSYNC (Sect 13) mode, ExLOS must be configured (this will set the DLOS to 4,096 bits which does not meet G.775). However, the CLOS bits can be used to meet the DLOS requirements of G.775 with a simple software procedure. To meet G.775, simply choose a desired value of attenuation (For example: between 9dB and 35dB) to monitor in this register for RLOS within a time period between 10 and 255 Clock Cycles (UI). The internal RLOS alarm should be masked unless ExLOS is being used. For more details, please contact the factory.

TABLE 160: LIU CHANNEL CONTROL ARBITRARY REGISTER 1 (LIUCCAR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_Seg1	R/W	0	Arbitrary Transmit Pulse Shape, Segment 1: These seven bits form the first of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 161: LIU CHANNEL CONTROL ARBITRARY REGISTER 2 (LIUCCAR2)

HEX ADDRESS: 0x0FN9

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_Seg2	R/W	0	Arbitrary Transmit Pulse Shape, Segment 2
				These seven bits form the second of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.

TABLE 162: LIU CHANNEL CONTROL ARBITRARY REGISTER 3 (LIUCCAR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_seg3	R/W	0	Arbitrary Transmit Pulse Shape, Segment 3
				These seven bits form the third of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Note: Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.

TABLE 163: LIU CHANNEL CONTROL ARBITRARY REGISTER 4 (LIUCCAR4)

HEX ADDRESS:0x0FNB

HEX ADDRESS: 0x0FNA

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_seg4	R/W	0	Arbitrary Transmit Pulse Shape, Segment 4 These seven bits form the forth of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB). Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.





HEX ADDRESS: 0x0FND

HEX ADDRESS: 0x0FNE

REV. 1.0.0

TABLE 164: LIU CHANNEL CONTROL ARBITRARY REGISTER 5 (LIUCCAR5)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_seg5	R/W	0	Arbitrary Transmit Pulse Shape, Segment 5
				These seven bits form the fifth of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.

TABLE 165: LIU CHANNEL CONTROL ARBITRARY REGISTER 6 (LIUCCAR6)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6-0	Arb_seg6	R/W	0	Arbitrary Transmit Pulse Shape, Segment 6
				These seven bits form the sixth of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.

TABLE 166: LIU CHANNEL CONTROL ARBITRARY REGISTER 7 (LIUCCAR7)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6	Arb_seg7	R/W	0	Arbitrary Transmit Pulse Shape, Segment 7
				These seven bits form the seventh of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary Mode".
				These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.





8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

TABLE 167: LIU CHANNEL CONTROL ARBITRARY REGISTER 8 (LIUCCAR8)

HEX ADDRESS:0x0FNF

HEX ADDRESS: 0x0FE0

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	R/W	0	
6	Arb_seg8	R/W	0	Arbitrary Transmit Pulse Shape, Segment 8 These seven bits form the eight of the eight segments of the transmit shape pulse when the XRT86VX38A is configured in "Arbitrary
				Mode". These seven bits represent the amplitude of the nth channel's arbitrary pulse in signed magnitude format with Bit 6 as the sign bit and Bit 0 as the least significant bit (LSB).
				Arbitrary mode is enabled by writing to the EQC[4:0] bits in register 0xNf00.

TABLE 168: LIU GLOBAL CONTROL REGISTER 0 (LIUGCR0)

Віт	Function	Түре	DEFAULT	Description-Operation
7	SR	R/W	0	Single Rail mode This bit must set to "1" for Single Rail mode to use LIU diagnostic features. The Framer section must be programmed as well in Register 0xN101. 0 - Dual Rail 1 - Single Rail
6	ATAOS	R/W	0	Automatic Transmit All Ones Upon RLOS: This bit enables automatic transmission of All Ones Pattern upon detecting the Receive Loss of Signal (RLOS) condition. Once this bit is enabled, the Transmit E1 Framer Block will automatically transmit an All "Ones" data to the line for the channel that detects an RLOS condition. 0 = Disables the "Automatic Transmit All Ones" feature upon detecting RLOS 1 = Enables the "Automatic Transmit All Ones" feature upon detecting RLOS
5	RCLKE	R/W	0	Receive Clock Data (Framer Bypass mode) 0 = RPOS/RNEG data is updated on the rising edge of RCLK 1 = RPOS/RNEG data is updated on the falling edge of RCLK
4	TCLKE	R/W	0	Transmit Clock Data (Framer Bypass mode) 0 = TPOS/TNEG data is sampled on the falling edge of TCLK 1 = TPOS/TNEG data is sampled on the rising edge of TCLK
3	DATAP	R/W	0	Data Polarity 0 = Transmit input and receive output data is active "High" 1 = Transmit input and receive output data is active "Low"
2	Reserved			This Bit Is Not Used

XRT86VX38A





HEX ADDRESS: 0x0FE0

REV. 1.0.0

TABLE 168: LIU GLOBAL CONTROL REGISTER 0 (LIUGCR0)

Віт	FUNCTION	Түре	DEFAULT	Description-Operation
1	GIE	R/W	0	Global Interrupt Enable: This bit allows users to enable or disable the global interrupt generation for all channels within the E1 LIU Block. Once this global interrupt is disabled, no interrupt will be generated to the Microprocessor Interrupt Pin even when the individual "source" interrupt status bit pulses 'high'. If this global interrupt is enabled, users still need to enable the individual "source" interrupt in order for the E1 LIU Block to generate an interrupt to the Microprocessor pin. 0 - Disables the global interrupt generation for all channels within the E1 LIU Block. 1 - Enables the global interrupt generation for all channels within the E1 LIU Block.
0	SRESET	R/W	0	Software Reset μP Registers: This bit allows users to reset the XRT86VX38A device. Writing a "1" to this bit and keeping it at '1' for longer than 10μs initiates a device reset through the microprocessor interface. Once the XRT86VX38A is reset, all internal circuits are placed in the reset state except the microprocessor register bits. 0 = Disables software reset to the XRT86VX38A device. 1 = Enables software reset to the XRT86VX38A device.

TABLE 169: LIU GLOBAL CONTROL REGISTER 1 (LIUGCR1)

Віт	FUNCTION	Түре	DEFAULT			DESCRIPTION	N-OPERATION	
7	TxGBITSEN	R/W	0	When chrone on all setting 0 = No	Global BITS Enable - G.703 Section 13 Transmit Pulse When this bit is set to '1', the LIU transmitter will send the E1 synchronous waveform as described in Section 13 of ITU-T G.703 out on all channels. This register bit takes priority over every other LIU setting on the transmit path. 0 = Normal E1 pulse 1 = All channels Transmit Section 13 Synchronous Signal.			
6	RxGBITSEN	R/W	0	Global BITS Enable - G.703 Section 13 Receiver When this bit is set to '1', the CDR block of the receiver is configured to accept a waveform as described in Section 13 of ITU-T G.703 on all channels. 0 = Normal E1 (Equalizer Bit Settings - EQC[4:0]) 1 = All channel Enable Receive Section 13 Synchronous Signal.				
5-4	Gauge [1:0]	R/W	Wire Gauge Selector [1:0]: This bit together with Guage0 bit (bit 4 within this register) are used to select the wire gauge size as shown in the table below.					
					GAUGE1	GAUGE0	Wire Size	
					0	0	22 and 24 Gauge	
					0	1	22 Gauge	
					1	0	24 Gauge	
					1	1	26 Gauge	
3	E1 Arbitrary Enable			E1 Arbitrary Mode Enable This bit is used to enable the Arbitrary Pulse Generators for shapir the transmit pulse shape for E1 mode. If this bit is set to "1", all 2 channels will be configured for the Arbitrary Mode. However, the pulse shape is individually controlled by programming the 8 transmoulse shape segments (channel registers 0xNf08 through 0xNf0F "0" = Disabled (Normal E1 Pulse Shape ITU G.703) "1" = Arbitrary Pulse Enabled		"1", all 2 ever, the e 8 transmit		
2	RXMUTE	R/W	0	This b matica for the defect In othe will au the Re Recei 0 – Di 1 – Er	ally pull its Rece duration that condition. er words, if this tomatically "meceive E1 France E1 LIU Block ables the "Munables th	user to config covered Data) the Receive s feature is en ute" the Reco mer block any ck declares th uting upon LC uting upon LC		ytime (and the LOS LIU Block g routed to on that) the

XRT86VX38A





HEX ADDRESS: 0x0FE1

HEX ADDRESS: 0x0FE2

REV. 1.0.0

TABLE 169: LIU GLOBAL CONTROL REGISTER 1 (LIUGCR1)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
1	EXLOS			Extended LOS Enable:
				This bit allows users to extend the number of zeros at the receive input of each channel before RLOS is declared.
				When Extended LOS is enabled, the Receive E1 LIU Block will declare RLOS condition when it receives 4096 number of consecutive zeros at the receive input.
				When Extended LOS is disabled, the Receive E1 LIU Block will declare RLOS condition when it receives 175 number of consecutive zeros at the receive input.
				0 = Disables the Extended LOS Feature.
				1 = Enables the Extended LOS Feature.
0	ĪCT	R/W	0	In-Circuit-Testing Enable:
				This bit allows users to tristate the output pins of all channels for incircuit testing purposes.
				When In-Circuit-Testing is enabled, all output pins of the XRT86VX38A are "Tri-stated". When In-Circuit-Testing is disabled, all output pins will resume to normal condition.
				0 = Disables the In-Circuit-Testing Feature.
				1 = Enables the In-Circuit-Testing Feature.

TABLE 170: LIU GLOBAL CONTROL REGISTER 2 (LIUGCR2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION	
7	Force to "0"	R/W	0	Set to "0"	
6-0	Reserved	R/W	0	These Bits Are Not Used	

HEX ADDRESS: 0x0FE9



TABLE 171: LIU GLOBAL CONTROL REGISTER 3 (LIUGCR3)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION	
7-0	Reserved	R/W	0	These Bits are Not Used.	

TABLE 172: LIU GLOBAL CONTROL REGISTER 4 (LIUGCR4)

Віт	Function	Түре	DEFAULT		DESCRIPTION-OPERATION
7-4	Reserved	R/W	0		
3-0	CLKSEL[3:0]	R/W	0001		[3:0] w users to select the programmable input clock N input pin, according to the table below.
				CLKSEL[3:0]	CLOCK RATE OF THE MCLKIN INPUT PIN
				0000	2.048MHz
				0001	1.544MHz
				0010 - 0111	Reserved
				1000	4.096MHz
				1001	3.088MHz
				1010	8.192MHz
				1011	6.176MHz
				1100	16.384MHz
				1101	12.352MH
				1110	2.048MHz
				1111	1.544MHz
					rovide any one of the above clock frequencies to N input pin for the device to be functional.

HEX ADDRESS: 0x0FF0

HEX ADDRESS: 0x0FF1

REV. 1.0.0

TABLE 173: LIU GLOBAL CONTROL REGISTER 5 (LIUGCR5)

Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	Reserved	-	0	These bits are reserved
0	GCHIS0	RUR/ WC	0	Global Channel 0 Interrupt Status Indicator This Reset-Upon-Read bit field indicates whether or not an interrupt has occurred on Channel 0 within the XRT86VX38A device since the last read of this register. 0 = Indicates that No interrupt has occurred on Channel 0 within the XRT86VX38A device since the last read of this register. 1 = Indicates that an interrupt has occurred on Channel 0 within the XRT86VX38A device since the last read of this register.

...

TABLE 174: LIU TRANSMIT BITS ENABLE (LIUTXBITSEN)

Віт	Function	Түре	DEFAULT	Description-Operation
7	Ch. 7 Tx BITS Enable	R/W	0	These bits control the Transmit BITS enable feature for each channel.
6	Ch. 6 Tx BITS Enable	R/W	0	Each channel's Tx BITS operation can be controlled independently from the other channels.
5	Ch.5 Tx BITS Enable	R/W	0	0 - Disable the Transmit BITS feature. 1 - Enable the Transmit BITS feature.
4	Ch.4 Tx BITS Enable	R/W	0	Notes: 1. The global Transmit BITS enable is found in the LIUGCR1,
3	Ch.3 Tx BITS Enable	R/W	0	Register 0x0FE1 bit 7
2	Ch.2 Tx BITS Enable	R/W	0	
1	Ch.1 Tx BITS Enable	R/W	0	
0	Ch.0 Tx BITS Enable	R/W	0	

шu

TABLE 175: LIU RECEIVE BITS ENABLE (LIURXBITSEN)


Віт	Function	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Ch. 7 Rx BITS Enable	R/W	0	These bits control the Receive BITS enable feature for each channel.
6	Ch. 6 Rx BITS Enable	R/W	0	Each channel's Rx BITS operation can be controlled independently from the other channels.
5	Ch.5 Rx BITS Enable	R/W	0	0 - Disable the Receive BITS feature. 1 - Enable the Receive BITS feature.
4	Ch.4 Rx BITS Enable	R/W	0	
3	Ch.3 Rx BITS Enable	R/W	0	Register 0x0FE1 bit 6
2	Ch.2 Rx BITS Enable	R/W	0	
1	Ch.1 Rx BITS Enable	R/W	0	
0	Ch.0 Rx BITS Enable	R/W	0	

8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

ORDERING INFORMATION

PRODUCT NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT86VX38AIB256	256 Pin Fine Pitch Ball Grid Array	-40°C to +85°C
XRT86VX38AIB329	329 Pin Fine Pitch Ball Grid Array	-40°C to +85°C

PACKAGE DIMENSIONS FOR 256 PIN FINE PITCH BALL GRID ARRAY







PACKAGE DIMENSIONS FOR 329 PIN FINE PITCH BALL GRID ARRAY

329 Fine Pitch Ball Grid Array (17.0 mm x 17.0 mm, fpBGA)

Rev. 1.00



(A1 corner feature is mfger option)



Note: The control dimension is in millimeter.

	INCHES		MILLIMETERS	
SYMBO	. MIN	MAX	MIN	MAX
Α	0.056	0.067	1.43	1.71
A1	0.010	0.014	0.26	0.36
A2	0.046	0.053	1.17	1.35
D	0.663	0.675	16.85	17.15
D1	0.567 BSC		14.40 BSC	
р	0.014	0.018	0.36	0.46
е	0.031 BSC		0.80 BSC	

XRT86VX38A



8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION

P4.

REVISION HISTORY

REVISION #	DATE	DESCRIPTION
1.0.0	July 2013	Initial release of the XRT86VX38A E1 Register Description Datasheet. ECN 1333-26

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2013 EXAR Corporation

Datasheet July 2013.

Send your technical inquiry with technical details to our email hotline: commtechsupport@exar.com.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.