

Data sheet acquired from Harris Semiconductor SCHS199C

February 1998 - Revised August 2004

# CD74HC4016

## High-Speed CMOS Logic Quad Bilateral Switch

### Features

- Wide Analog-Input-Voltage Range ..... 0V to 10V
- Low "ON" Resistance
  - 45Ω (Typ).....V<sub>CC</sub> = 4.5V
  - 35Ω (Typ)..... V<sub>CC</sub> = 6V
  - 30Ω (Typ).....1fcV<sub>CC</sub> = 9V
- Fast Switching and Propagation Delay Times
- Low "OFF" Leakage Current
- Built-In "Break-Before-Make" Switching
- Suitable for Sample and Hold Applications
- Wide Operating Temperature Range .... -55°C to 125°C
- HC Types
- 2V to 10V Operation
- High Noise Immunity: N<sub>IL</sub> = 30%, N<sub>IH</sub> = 30% of V<sub>CC</sub> at V<sub>CC</sub> = 5V

### Description

The CD74HC4016 contains four independent digitally controlled analog switches that use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.


Each switch has two input/output terminals (nY, nZ) and an active high enable input (nE). Current through the switch will not cause additional  $V_{CC}$  current provided the analog voltage is maintained between  $V_{CC}$  and GND.

### Ordering Information


PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE
CD74HC4016E	-55 to 125	14 Ld PDIP
CD74HC4016M	-55 to 125	14 Ld SOIC
CD74HC4016MT	-55 to 125	14 Ld SOIC
CD74HC4016M96	-55 to 125	14 Ld SOIC
CD74HC4016PW	-55 to 125	14 Ld TSSOP
CD74HC4016PWR	-55 to 125	14 Ld TSSOP

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

### Pinout



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2004, Texas Instruments Incorporated



#### **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub> 0.5V to 7V DC Input Diode Current, I <sub>IK</sub>
For $V_{l} < -0.5V$ or $V_{l} > V_{CC} + 0.5V$
DC Drain Current, per Output, IO
For -0.5V < V <sub>O</sub> < V <sub>CC</sub> + 0.5V±25mA
DC Output Diode Current, IOK
For $V_0 < -0.5V$ or $V_0 > V_{CC} + 0.5V$ ±20mA
DC Output Source or Sink Current per Output Pin, IO
For $V_0 > -0.5V$ or $V_0 < V_{CC} + 0.5V$ ±25mA
DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub> ±50mA

### **Operating Conditions**

Temperature Range, T <sub>A</sub>
Supply Voltage Range, V <sub>CC</sub>
HC Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V
9V

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
E (PDIP) Package	80
M (SOIC) Package	86
PW (TSSOP) Package	96
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range65	<sup>o</sup> C to 150 <sup>o</sup> C
Maximum Lead Temperature (Soldering 10s)	300 <sup>0</sup> C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implie

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

#### **DC Electrical Specifications**

		TEST		IONS	25 <sup>0</sup> C			-40 <sup>0</sup> C 1	О 85 <sup>0</sup> С	-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	V <sub>IS</sub> (V)	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											•	
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
"ON" Resistance I <sub>O</sub> = 1mA	R <sub>ON</sub>	V <sub>IH</sub> or	V <sub>CC</sub> or GND	4.5	-	45	180	-	225	-	270	Ω
		VIL		6	-	35	160	-	200	-	240	Ω
				9	-	30	135	-	170	-	205	Ω
				4.5	-	85	320	-	400	-	480	Ω
				6	-	55	240	-	300	-	360	Ω
				9	-	35	170	-	215	-	255	Ω
Maximum "ON"	ΔR <sub>ON</sub>	V <sub>IL</sub> or	V <sub>CC</sub> or	4.5	-	10	-	-	-	-	-	Ω
Resistance Between Any Two Switches		VIH	GND	6	-	8.5	-	-	-	-	-	Ω
Switch Off Leakage	I <sub>IZ</sub>	En =	V <sub>CC</sub> or	6	-	-	±0.1	-	±1	-	±1	∝A
Current		GND	GND	10	-	-	±0.1	-	±1	-	±1	∝A
Logic Input Leakage Current	lı	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	∝A

<b>DC Electrical Specifications</b>	(Continued)
-------------------------------------	-------------

		TEST	TEST CONDITIONS			25°C			O 85 <sup>0</sup> C	-55 <sup>0</sup> C T		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	V <sub>IS</sub> (V)	$V_{CC}(V)$	MIN	ТҮР	МАХ	MIN	MAX	MIN	MAX	UNITS
Quiescent Device	Icc	V <sub>CC</sub> or	V <sub>CC</sub> or	6	-	-	2	-	20	-	40	∝A
Current I <sub>O</sub> = 0mA		GND	GND	10	-	-	16	-	160	-	320	∝A

Switching Specifications Input tr, tf = 6ns

		TEST	v <sub>cc</sub>		25 <sup>0</sup> C		-40 <sup>0</sup> C 1	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	- 00		ТҮР	МАХ	MIN	МАХ	MIN	MAX	UNITS
HC TYPES											
Propagation Delay, Switch In to Switch Out	t <sub>PLH</sub> , t <sub>PHL</sub>	$C_L = 50 pF$	2	-	-	60	-	75	-	90	ns
Switch in to Switch Out			4.5	-	-	12	-	15	-	18	ns
		C <sub>L</sub> = 15pF	5	-	4	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	10	-	13	-	15	ns
			9	-	-	8	-	10	-	12	ns
Propagation Delay, Switch Turn-On En to Out	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	2	-	-	190	-	240	-	285	ns
			4.5	-	-	38	-	48	-	57	ns
		C <sub>L</sub> = 15pF	5	-	16	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	32	-	41	-	48	ns
			9	-	-	28	-	35	-	42	ns
Propagation Delay,	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	2	-	-	145	-	180	-	220	ns
Switch Turn-Off En to Out			4.5	-	-	29	-	36	-	44	ns
		C <sub>L</sub> = 15pF	5	-	12	-	-	-	-	-	ns
		$C_L = 50 pF$	6	-	-	25	-	31	-	38	ns
			9	-	-	22	-	28	-	33	ns
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 2, 3)	C <sub>PD</sub>	-	5	-	12	-	-	-	-	-	pF

NOTES:

C<sub>PD</sub> is used to determine the dynamic power consumption, per package.
 P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f<sub>i</sub> + Σ (C<sub>L</sub> + C<sub>S</sub>) V<sub>CC</sub><sup>2</sup> f<sub>0</sub> where f<sub>i</sub> = input frequency, f<sub>0</sub> = output frequency, C<sub>L</sub> = output load capacitance, C<sub>S</sub> = switch capacitance, V<sub>CC</sub> = supply voltage.

### Analog Channel Specifications T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> (V)	CD74HC4016	UNITS	
Switch Frequency Response Bandwidth at -3dB Figure 3	Figure 6, Notes 4, 5	4.5	>200	MHz	
Crosstalk Between Any Two Switches, Figure 4	Figure 5, Notes 5, 6	4.5	TBE	dB	
Total Harmonic Distortion	1kHz, V <sub>IS</sub> = 4V <sub>P-P</sub> Figure 7	4, 5	0.078	%	
	1kHz, V <sub>IS</sub> = 8V <sub>P-P</sub> Figure 7	9	0.018	%	

Analog Channel Specifications  $T_A = 25^{\circ}C$  (Continued)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> (V)	CD74HC4016	UNITS
Control to Switch Feedthrough Noise	Figure 8	4.5	TBE	mV
		9	TBE	mV
Switch "OFF" Signal Feedthrough, Figure 4	Figure 9, Notes 5, 6	4.5	-62	dB
Switch Input Capacitance, C <sub>S</sub>		-	5	pF


NOTES:


4. Adjust input level for 0dBm at output, f = 1MHz.

5. V<sub>IS</sub> is centered at V<sub>CC</sub>/2.

6. Adjust input for 0dBm at VIS.

### Typical Performance Curves










FIGURE 3. SWITCH FREQUENCY RESPONSE










FIGURE 4. SWITCH-OFF SIGNAL FEEDTHROUGH AND CROSSTALK vs FREQUENCY

### **Analog Test Circuits**





#### FIGURE 5. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT




FIGURE 6. FREQUENCY RESPONSE TEST CIRCUIT




FIGURE 8. CONTROL-TO-SWITCH FEEDTHROUGH NOISE TEST CIRCUIT









FIGURE 10. HC/HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC



#### FIGURE 7. TOTAL HARMONIC DISTORTION TEST CIRCUIT



#### FIGURE 9. SWITCH OFF SIGNAL FEEDTHROUGH





### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
CD74HC4016E	LIFEBUY	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4016E	
CD74HC4016M96	LIFEBUY	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4016M	
CD74HC4016MT	LIFEBUY	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4016M	
CD74HC4016PW	LIFEBUY	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HP14	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4016M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD74HC4016MT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

1-Jul-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC4016M96	SOIC	D	14	2500	356.0	356.0	35.0
CD74HC4016MT	SOIC	D	14	250	210.0	185.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

1-Jul-2023

### TUBE



### - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74HC4016E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC4016E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC4016PW	PW	TSSOP	14	90	530	10.2	3600	3.5

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the international difference of the international difference

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated