

CY62157EV30 MoBL[®] 8-Mbit (512K × 16) Static RAM

Features

- Thin small outline package (TSOP) I package configurable as 512K × 16 or 1M × 8 static RAM (SRAM)
- High speed: 45 ns
- Temperature ranges
 □ Industrial: -40 °C to +85 °C
 □ Automotive-A: -40 °C to +85 °C
 □ Automotive-E: -40 °C to +125 °C
- Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62157DV30
- Ultra low standby power
 Typical standby current: 2 μA
 Maximum standby current: 8 μA (Industrial)
- Ultra low active power
 Typical active current: 1.8 mA at f = 1 MHz
- Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} features
- Automatic power down when deselected
- Complementary Metal Oxide Semiconductor (CMOS) for optimum speed and power
- Available in Pb-free and non Pb-free 48-ball very fine-pitch ball grid array (VFBGA), Pb-free 44-pin thin small outline package (TSOP) II and 48-pin TSOP I packages

Functional Description

The CY62157EV30 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Place the device into standby mode when deselected (CE₁ HIGH or CE₂ LOW or both BHE and BLE are HIGH). The input or output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when the device is deselected (CE₁HIGH or CE₂ LOW), the outputs are disabled (DE HIGH), Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is active (CE₁ LOW, CE₂ HIGH and WE LOW).

To write to the device, take Chip Enable (\overline{CE}_1 LOW and CE_2 <u>HIGH</u>) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (\overline{BLE}) is LOW, then data from I/O pins (I/O₀ through I/O₇) is written into the location specified on the address pins (A₀ through A₁₈). If Byte High Enable (\overline{BHE}) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through Address pins (A₀ through A₁₈).

To read from the device, take Chip Enable (\overline{CE}_1 LOW and CE_2 HIGH) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable (\overline{BHE}) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See Truth Table on page 13 for a complete description of read and write modes.

For a complete list of related documentation, click here.

DATA IN DRIVERS **ROW DECODER** SENSE AMPS 512 K × 16/1 M x 8 **RAM Array** ►I/O₀-I/O₇ ► I/O₈-I/O₁₅ COLUMN DECODER BYTE CE₂ BHE <u>CE</u>₁ Power Down WE CE_2 A₁₃ Circuit **CE**₁ BHE OE BLE BLE

Cypress Semiconductor Corporation Document Number: 38-05445 Rev. *Q

198 Champion Court

San Jose, CA 95134-1709
 408-943-2600
 Revised May 10, 2017

Logic Block Diagram



CY62157EV30 MoBL[®]

Contents

Pin Configurations	3
Product Portfolio	
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	
Ordering Code Definitions Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	21
Products	21
PSoC® Solutions	21
Cypress Developer Community	21
Technical Support	21



Pin Configurations

Figure 1. 48-ball VFBGA pinout (Top View)^[1]




Figure 2. 44-pin TSOP II pinout (Top View)^[2]

A₄ ⊟°1	44 🗖 A ₅
A ₃	43 🗖 A ₆
A ₂ 🗌 3	42 🗖 A ₇
A ₁	41 🗖 OE
A ₀ <u> </u>	40 🛛 BHE
	39 🗖 <u>BLE</u>
I/O ₀	38 🗍 I/O ₁₅
I/O ₁ 8	37 🗍 I/O
I/O ₂	36 1/O ₁₃
I/O ₃ 10	35 1/O ₁₂
V _{CC} 11	34 🗍 V _{SS}
V _{SS}	$33 \square V_{CC}$
I/O ₄ 13	32 1/O ₁₁
I/O ₅ 14	31 🗍 I/O ₁₀
I/O ₆ 15	30 🗍 I/O9
I/O7 16	29 🗍 I/O ₈
WE 🗌 17	28 🗋 A ₈
A ₁₈	27 🗋 A ₉
A ₁₇ □ 19	26 🛛 A ₁₀
A ₁₆	25 🗋 A ₁₁
A ₁₅ ∐21	24 🛛 A ₁₂
A ₁₄ _ 22	23 🗆 A ₁₃

Figure 3. 48-pin TSOP I pinout (Top View) ^[1, 3]

	40
A15 - 1	48 m <u>A16</u>
A14 🗖 2	47 🗖 BYTE
A13 🗖 3	46 🗖 Vss
A12 🗖 4	45 🗖 I/O15/A19
A11 🖬 5	44 🗖 1/07
A10 🖬 6	43 🗖 I/O14
A9 🗖 7	42 🗖 1/06
A8 🗖 8	41 🗖 I/O13
NC = 9	40 - 1/05
NC = 10	40 = 1/O5 39 = 1/O12
	38 – 1/012 38 – 1/04
CE2 12	38 – 1/04 37 – Vcc
NC I 13	
	36 = I/O11
	35 🗖 1/03
BLE 🗖 15	34 🗖 I/O10
A18 🗖 16	33 🗖 1/02
A17 🖬 17	32 🗖 1/09
A7 🗖 18	31 🗖 1/01
A6 🗖 19	30 🗖 1/08
A5 🗖 20	29 🗖 <u>1/O</u> 0
A4 🗖 21	28 – ÕE
A3 🗖 22	27 🗖 Vss
A2 a 23	26 – CE1
A1 2 4	25 – A0
AI - 24	23 - A0

Product Portfolio

		V _{CC} Range (V)				Power Dissipation					
Product	Range				Speed (ns)	Operating I _{CC} , (mA)			A)	Standby, I _{SB2}	
FIOUUCI	ixalige				f = 1 MHz		f = f _{max}		(μΑ)		
		Min	Тур ^[4]	Мах		Тур ^[4]	Мах	Тур ^[4]	Мах	Тур ^[4]	Max
CY62157EV30LL	Industrial/Automotive-A	2.2	3.0	3.6	45	1.8	3	18	25	2	8
	Automotive-E	2.2	3.0	3.6	55	1.8	4	18	35	2	30

Notes

NC pins are not connected on the die.
 The <u>44-pin</u> TSOP II package has only one chip enable (CE) pin.
 The <u>44-pin</u> TSOP II package has only one chip enable (CE) pin.
 The BYTE pin in the <u>48-pin</u> TSOP I package must be tied HIGH to use the device as a 512 K × 16 SRAM. The 48-pin TSOP I package can also be used as a 1 M × 8 SRAM by tying the BYTE signal LOW. In the 1 M × 8 configuration, Pin 45 is A19, while BHE, BLE and I/O₈ to I/O₁₄ pins are not used.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



CY62157EV30 MoBL[®]

Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested.

Storage Temperature65 °C to + 150 °C
Ambient Temperature with Power Applied–55 °C to + 125 °C
Supply Voltage to Ground Potential–0.3 V to 3.9 V (V _{CCmax} + 0.3 V)
DC Voltage Applied to Outputs in High Z State $[5, 6]$
DC Input Voltage ^[5, 6] –0.3 V to 3.9 V (V _{CC max} + 0.3 V)

Electrical Characteristics

Over the Operating Range

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	
(MIL-STD-883, Method 3015)	> 2001 V
Latch-Up Current	.> 200 mA

Operating Range

Device	Range	Ambient Temperature	V_{CC} ^[7]
CY62157EV30LL	Industrial / Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V
	Automotive-E	–40 °C to +125 °C	

Parameter	Description	Test Conditions			ns (Ind utomoti		55 ns	Unit		
			Min	Typ ^[8]	Max	Min	Typ ^[8]	Max		
V _{OH}	Output HIGH voltage	I _{OH} = –0.1 mA		2.0	-	-	2.0	-	-	V
		I _{OH} = –1.0 mA, V	′ _{CC} ≥ 2.70 V	2.4	-	_	2.4	-	_	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA		I	-	0.4	_	-	0.4	V
		I _{OL} = 2.1 mA, V _C	_C ≥ 2.70 V	-	-	0.4	-	-	0.4	V
V _{IH}	Input HIGH voltage	V _{CC} = 2.2 V to 2.	7 V	1.8	-	V _{CC} + 0.3	1.8	-	V _{CC} + 0.3	V
		V _{CC} = 2.7 V to 3.	6 V	2.2	-	V _{CC} + 0.3	2.2	-	V _{CC} + 0.3	V
V _{IL}	Input LOW voltage	$V_{\rm CC}$ = 2.2 V to 2.	7 V	-0.3	-	0.6	-0.3	-	0.6	V
		V _{CC} = 2.7 V to 3.	6 V	-0.3	-	0.8	-0.3	-	0.8	V
I _{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	-	+1	-4	-	+4	μA
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_{CC}$,	Output Disabled	-1	-	+1	-4	-	+4	μA
I _{CC}	V _{CC} operating supply	$f = f_{max} = 1/t_{RC}$		_	18	25	-	18	35	
	current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels	_	1.8	3	_	1.8	4	mA
I _{SB1} ^[9]	Automatic CE power down current – CMOS inputs	$\overline{CE}_{1} \ge V_{CC} - 0.2$ or (BHE and BLE $V_{IN} \ge V_{CC} - 0.2$) f = f _{max} (Address f = 0 (\overline{OE} and \overline{WI}	V, V _{IN} ≤ 0.2 V and Data Only),	_	2	8	-	2	30	μΑ
I _{SB2} ^[9]	Automatic CE power down current – CMOS inputs	$\overline{CE}_{1} \ge V_{CC} - 0.2$ or (BHE and BLE $V_{IN} \ge V_{CC} - 0.2$ f = 0, $V_{CC} = 3.60$	V or $V_{IN} \leq 0.2 V$,	_	2	8	_	2	30	μA

Notes

S. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
S. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
S. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
T. Full device AC operation assumes a 100 µs ramp time from 0 to V_{cc}(min) and 200 µs wait time after V_{CC} stabilization.
S. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
9. Chip enables (CE₁ and CE₂), byte enables (BHE and BLE) and BYTE (48-pin TSOP I only) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Capacitance

Parameter ^[10]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[10]	Description	Test Conditions	48-ball BGA	48-pin TSOP I	44-pin TSOP II	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit	48.34	55.47	55.84	°C/W
Θ _{JC}	Thermal resistance (junction to case)	board	8.78	4.08	15.79	°C/W

AC Test Loads and Waveforms



Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions			Тур [11]	Max	Unit
V _{DR}	V _{CC} for data retention			1.5	-	-	V
I _{CCDR} ^[12]	Data retention current	V _{CC} = 1.5 V,	Industrial / Automotive-A	-	2	5	μA
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}, CE_2 \le 0.2 \text{ V},$	Automotive-E	_	-	30	
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 V,$					
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$					
t _{CDR} ^[13]	Chip deselect to data retention time			0	-		ns
t _R ^[14]	Operation recovery time		CY62157EV30LL-45	45	-	_	ns
			CY62157EV30LL-55	55	_	_	

Data Retention Waveform



Notes

- Notes
 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 12. Chip enables (CE₁ and CE₂), byte enables (BHE and BLE) and BYTE (48-pin TSOP I only) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
 13. Tested initially and after any design or process changes that may affect these parameters.
 14. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 µs or stable at V_{CC(min)} ≥ 100 µs.
 15. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range

Parameter ^[16, 17]	Description	45 ns (Ir Autom	ndustrial/ otive-A)	55 ns (Automotive-E)		Unit
		Min	Max	Min	Max	
Read Cycle						
t _{RC}	Read cycle time	45	-	55	-	ns
t _{AA}	Address to data valid	-	45	-	55	ns
t _{OHA}	Data hold from address change	10	-	10	-	ns
t _{ACE}	\overline{CE}_1 LOW and CE_2 HIGH to data valid	-	45	-	55	ns
t _{DOE}	OE LOW to data valid	-	22	_	25	ns
t _{LZOE}	OE LOW to Low Z ^[18]	5	_	5	_	ns
t _{HZOE}	OE HIGH to High Z ^[18, 19]	_	18	_	20	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[18]	10	_	10	_	ns
t _{HZCE}	\overline{CE}_1 HIGH and CE_2 LOW to High $Z^{[18, 19]}$	_	18	_	20	ns
t _{PU}	\overline{CE}_1 LOW and CE_2 HIGH to power up	0	_	0	_	ns
t _{PD}	\overline{CE}_1 HIGH and CE_2 LOW to power down	-	45	_	55	ns
t _{DBE}	BLE/BHE LOW to data valid	-	45	-	55	ns
t _{LZBE}	BLE/BHE LOW to Low Z ^[18, 20]	5	-	10	-	ns
t _{HZBE}	BLE/BHE HIGH to High Z ^[18, 19]	-	18	-	20	ns
Write Cycle [21, 22	2]	·				
t _{WC}	Write cycle time	45	-	55	-	ns
t _{SCE}	\overline{CE}_1 LOW and CE_2 HIGH to write end	35	-	40	-	ns
t _{AW}	Address setup to write end	35	-	40	-	ns
t _{HA}	Address hold from write end	0	-	0	-	ns
t _{SA}	Address setup to write start	0	-	0	-	ns
t _{PWE}	WE pulse width	35	-	40	-	ns
t _{BW}	BLE/BHE LOW to write end	35	-	40	-	ns
t _{SD}	Data setup to write end	25	-	25	-	ns
t _{HD}	Data hold from write end	0	-	0	-	ns
t _{HZWE}	WE LOW to High Z ^[18, 19]	_	18	-	20	ns
t _{LZWE}	WE HIGH to Low Z ^[18]	10	_	10	_	ns

Notes

18. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZDE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device. 19. t_{HZOE} , t_{HZDE} , t_{HZDE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state. 20. If both byte enables are toggled together, this value is 10 ns.

21. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write

22. The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsD and tHZWE.

^{16.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of V_{CC(typ}/2, input pulse levels of 0 to V_{CC(typ}), and output loading of the specific alpoint of a solution, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.
10. Mathematical as the part of the parts of the parts.



Switching Waveforms

Figure 6. Read Cycle No. 1 (Address Transition Controlled) ^[23, 24]






Figure 7. Read Cycle No. 2 (OE Controlled) ^[24, 25]



Notes

- 23. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{|L}$, \overline{BHE} , \overline{BLE} , or both = $V_{|L}$, and $CE_2 = V_{|H}$. 24. WE is HIGH for read cycle. 25. Address valid before or similar to \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.






Notes

26. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

- 27. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 28. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
- 29. During this period, the I/Os are in output state. Do not apply input signals.







Notes

30. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

- 31. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 32. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 33. During this period, the I/Os are in output state. Do not apply input signals.






Figure 10. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[34,\ 35]}$

Notes 34. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 35. The minimum write cycle pulse width should be equal to the sum of tsD and tHzWE. 36. During this period, the I/Os are in output state. Do not apply input signals.






Figure 11. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [37]

Notes 37. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 38. During this period, the I/Os are in output state. Do not apply input signals.





Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[39]	Х	Х	Х	Х	High Z	Deselect/power down	Standby (I _{SB})
X ^[39]	L	Х	Х	Х	Х	High Z	Deselect/power down	Standby (I _{SB})
X ^[39]	X ^[39]	Х	Х	Н	Н	High Z	Deselect/power down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	н	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	н	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})

Note 39. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62157EV30LL-45BVI	51-85150 48-ball VFBGA In		Industrial
	CY62157EV30LL-45BVIT	51-85150	48-ball VFBGA	
	CY62157EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	
	CY62157EV30LL-45BVXIT	51-85150	48-ball VFBGA (Pb-free)	
	CY62157EV30LL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZSXIT	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZXI	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-45ZXIT	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-45BVXA	51-85150	48-ball VFBGA (Pb-free)	Automotive-A
	CY62157EV30LL-45BVXAT	51-85150	48-ball VFBGA (Pb-free)	
	CY62157EV30LL-45ZSXA	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZSXAT	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-45ZXA	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-45ZXAT	51-85183	48-pin TSOP Type I (Pb-free)	
55	CY62157EV30LL-55ZSXE	51-85087	44-pin TSOP Type II (Pb-free)	Automotive-E
	CY62157EV30LL-55ZSXET	51-85087	44-pin TSOP Type II (Pb-free)	
	CY62157EV30LL-55ZXE	51-85183	48-pin TSOP Type I (Pb-free)	
	CY62157EV30LL-55ZXET	51-85183	48-pin TSOP Type I (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions






Package Diagrams

Figure 12. 48-pin VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150





NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Package Diagrams (continued)






Figure 13. 44-pin TSOP II Package Outline, 51-85087



Package Diagrams (continued)





SYMBOL	D	IMENSI	ONS	
STIMBUL	MIN.	NOM.	MAX.	
A	—	—	1.20	
A1	0.05	Ι	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	_	0.16	
с	0.10	-	0.21	
D	20.00 BASIC			
D1	18.40 BASIC			
E	12.00 BASIC			
e	0.	0.50 BASIC		
L	0.50	0.60	0.70	
θ	0°	_	8	
R	0.08	_	0.20	
N	48			

- 2. PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- 3. PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
- <u>/4.</u> TO BE DETERMINED AT THE SEATING PLANE -C- . THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- 5. DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- 6. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm .
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- /8. LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.
- <u>/9.</u> DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.
- JEDEC SPECIFICATION NO. REF: MO-142(D)DD. 10.

51-85183 *F



Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
ŌĒ	Output Enable
RAM	Random Access Memory
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	202940	AJU	See ECN	New data sheet.
*A	291272	SYT	See ECN	Changed status from Advance Information to Preliminary. Removed 48-TSOP I Package and the associated footnote Added footnote stating 44 TSOP II Package has only one CE on Page # 2 Changed V _{CC} stabilization time in footnote #7 from 100 μ s to 200 μ s Changed I _{CCDR} from 4 to 4.5 μ A Changed t _{OHA} from 6 to 10 ns for both 35 and 45 ns Speed Bins Changed t _{DCE} from 15 to 18 ns for 35 ns Speed Bin Changed t _{HZOE} , t _{HZBE} and t _{HZWE} from 12 and 15 ns to 15 and 18 ns for 35 and 45 ns Speed Bins respectively Changed t _{HZCE} from 12 and 15 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed t _{SCE} , t _{AW} and t _{BW} from 25 and 40 ns to 30 and 35 ns for 35 and 45 ns Speed Bins respectively Changed t _{SD} from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed t _{SD} from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed t _{SD} from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed t _{SD} from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed t _{SD} from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Changed t _{SD} from 15 and 20 ns to 18 and 22 ns for 35 and 45 ns Speed Bins respectively Added Lead-Free Package Information
*B	444306	NXR	See ECN	Changed status from Preliminary to Final. Changed ball E3 from DNU to NC Removed redundant footnote on DNU. Removed 35 ns speed bin Removed "L" bin Added 48 pin TSOP I package Added Automotive product information. Changed the I _{CC} Typ value from 16 mA to 18 mA and I _{CC} Max value from 28 mA to 25 mA for test condition f = fax = 1/t _{RC} . Changed the I _{CC} Max value from 2.3 mA to 3 mA for test condition f = 1MHz Changed the I _{SB1} and I _{SB2} Max value from 4.5 μ A to 8 μ A and Typ value from 0.9 μ A to 2 μ A respectively. Modified ISB ₁ test condition to include BHE, BLE Updated Thermal Resistance table. Changed the I _{CCDR} Max value from 4.5 μ A to 5 μ A Corrected t _R in Data Retention Characteristics from 100 μ s to t _{RC} ns. Changed t _{LZOE} from 3 to 5 Changed t _{LZOE} from 6 to 10 Changed t _{LZDE} from 6 to 5 Changed t _{LZME} from 6 to 5 Changed t _{LZME} from 6 to 10 Added footnote #15 Updated the ordering Information and replaced the Package Name column with Package Diagram.
*C	467052	NXR	See ECN	Modified Data sheet to include x8 configurability. Updated the Ordering Information table
*D	925501	VKN	See ECN	Removed Automotive-E information Added Preliminary Automotive-A information Added footnote #10 related to I _{SB2} and I _{CCDR} Added footnote #15 related AC timing parameters



Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*E	1045801	VKN	See ECN	Converted Automotive-A specs from preliminary to final Updated footnote #9
*F	2724889	NXR / AESA	06/26/09	Added Automotive-E information Included -45ZXA/-55ZSXE/-55ZXE parts in the Ordering Information table
*G	2927528	VKN	05/04/2010	Renamed "DNU" pins as "NC" for 48 TSOP I package Added footnote #24 related to chip enable Added Contents Updated Package Diagrams Updated links in Sales, Solutions, and Legal Information
*H	3110053	PRAS	12/14/2010	Changed Table Footnotes to Notes. Added Ordering Code Definitions under Ordering Information.
*	3269771	RAME	05/30/2011	Updated Functional Description (Removed "For best practice recommenda- tions, refer to the Cypress application note AN1064, SRAM System Guide- lines."). Updated Electrical Characteristics. Updated Data Retention Characteristics. Updated Package Diagrams. Added Acronyms and Units of Measure. Updated to new template.
*J	3578601	TAVA	04/11/2012	Updated Package Diagrams.
*K	4102449	VINI	08/22/2013	Updated Switching Characteristics: Updated Note 17. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template.
*L	4126231	VINI	09/18/2013	Updated Switching Characteristics: Updated Note 17 (Removed last sentence from Note 17 and added the sam sentence as a new note namely Note 18).
*M	4214977	MEMJ	12/09/2013	Updated Pin Configurations: Updated Note 3 (Removed 'NC' mentioned at the end of the note).
*N	4578508	MEMJ	11/24/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end Updated Switching Characteristics: Added Note 22 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10.
*0	4748627	NILE	04/30/2015	Updated Package Diagrams: spec 51-85183 – Changed revision from *C to *D. Updated to new template. Completing Sunset Review.
*P	5320972	NILE	06/23/2016	Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Updated values of Θ_{JA} , Θ_{JC} parameters corresponding to all packages. Updated Ordering Information: Updated part numbers. Updated to new template.
*Q	5731504	NILE	05/10/2017	Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuctitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05445 Rev. *Q

Revised May 10, 2017

[©] Cypress Semiconductor Corporation, 2004–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.