

Dual Channel, 12-/16-Bit, 16 MUPS, Multispan, Multi-IO SPI DAC

FEATURES

- ► 12-/16-bit resolution
- ► 16 MUPS single channel rate in fast mode
- ► 11 MUPS single channel rate in precision mode
- \triangleright 78 ns small signal settling time to 0.1% accuracy
- \blacktriangleright 100 ns large signal settling time to 0.1% accuracy
- ► Ultrasmall glitch: <50 pV×s
- ► Ultralow latency: 5 ns
- ► THD: −105 dB at 1 kHz for AD3542R-16 and −95 dB at 1 kHz for AD3542R-12
- ► 5 selectable output voltage ranges
- ► 1.2 V and 1.8 V logic level compatible
- ► Single (classic) and dual SPI modes
- ► Multiple error detectors, both analog and digital domains
- ► 2.5 V internal voltage reference, 10 ppm/°C maximum TC
- ► Small package: [4 mm × 4 mm LFCSP](#page-65-0)

APPLICATIONS

- ► Instrumentation
- ► Hardware in the loop
- ► Process control equipment
- ► Medical devices
- ► Automated test equipment
- ► Data acquisition system
- ► Programmable voltage sources
- ► Optical communications

FUNCTIONAL BLOCK DIAGRAM

GENERAL DESCRIPTION

The AD3542R is a low drift, dual channel, ultra-fast, 12-/16-bit accuracy, voltage output digital-to-analog converter (DAC) that can be configured in multiple voltage span ranges. The AD3542R operates with a fixed 2.5 V reference.

Each DAC incorporates three drift compensating feedback resistors for the internal transimpedance amplifier (TIA) that scales the output voltage. The device has five preconfigured output voltage ranges: 0 V to 2.5 V, 0 V to 5 V, 0 V to 10 V, −5 V to +5 V, and −2.5 V to +7.5 V.

The AD3542RBCPZ16 (hereafter referred to as AD3542R-16) can operate in fast mode for maximum speed or precision mode for maximum accuracy. The AD3542RBCPZ12 (hereafter referred to as AD3542R-12) has a single operation mode.

The serial peripheral interface (SPI) can be configured in dual synchronous SPI, dual SPI and single SPI (classic SPI) mode with single date rate (SDR) or double data rate (DDR), with logical levels from 1.2 V to 1.8 V.

The AD3542R is specified over the extended industrial temperature range $(-40^{\circ}$ C to $+105^{\circ}$ C).

Table 1. Related Devices

Analog Devices is in the process of updating documentation to provide terminology and language that is culturally appropriate. This is a process with a wide scope and will be phased in as quickly as possible. Thank you for your patience.

Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

4/2023-Rev. A to Rev. B

TABLE OF CONTENTS

4/2022-Revision 0: Initial Version

ELECTRICAL CHARACTERISTICS

AV_{DD} = 5.0 V ± 5%, DV_{DD} = 1.8 V ± 5%, 1.1 V ≤ V_{LOGIC} ≤ 1.9 V, V_{REF} = 2.5 V, 4.75 V ≤ PV_{DD} − PV_{SS} ≤ 10.6 V, 4.75 V ≤ PV_{DD} ≤ 10.6 V, −5.3 V ≤ PV_{SS} ≤ 0 V, and −40°C ≤ T_A ≤ +105°C, unless otherwise noted.

Table 2. (Continued)

¹ See the [Terminology](#page-24-0) section.

² Guaranteed by design and characterization, not production tested.

³ Measured at zero code.

- 4 See the [Output Voltage Spans](#page-26-0) section.
- ⁵ Reference temperature coefficient is calculated as per the box method.
- ⁶ Measured as current sourced from the PVSS pin.

AC CHARACTERISTICS

AV_{DD} = 5.0 V ± 5%, DV_{DD} = 1.8 V ± 5%, 1.1 V ≤ V_{LOGIC} ≤ 1.9 V, 4.75 V ≤ PV_{DD} − PV_{SS} ≤ 10.6 V, 4.75 V ≤ PV_{DD} ≤ 10.6 V, −5.3 V ≤ PV_{SS} ≤ 0 V, and −40°C ≤ T_A ≤ +105°C, unless otherwise noted.

¹ See the [Terminology](#page-24-0) section.

TIMING CHARACTERISTICS

AV_{DD} = 5.0 V ± 5%, DV_{DD} = 1.8 V ± 5%, 1.1 V ≤ V_{LOGIC} ≤ 1.9 V, 4.75 V ≤ PV_{DD} − PV_{SS} ≤ 10.6 V, 4.75 V ≤ PV_{DD} ≤ 10.6 V, −5.3 V ≤ PV_{SS} ≤ 0 V, and −40°C ≤ T_A ≤ +105°C, unless otherwise noted.

Table 4. (Continued)

¹ All input signals are specified with $t_R = t_F = 1$ ns/V (10% to 90%) and timed from a voltage level of (V_{IL} + V_{IH})/2.

² Guaranteed by design and characterization, not production tested.

³ The SCLK sampling edge refers to the SCLK edge where the data is read in (sampled).

⁴ Same timing must be expected at power-up from the instant that $AV_{DD} = 4$ V or $DV_{DD} = 0.8$ V.

⁵ Time required to exit power-down to normal mode.

⁶ MUPS is mega updates per second.

Timing Diagrams

Figure 2. Classic SPI Write Operation with Single Data Rate

Figure 3. Classic SPI Read Operation with Single Data Rate

Figure 4. Classic SPI Write Operation with Double Data Rate

Figure 5. Dual SPI Write Operation with Single Data Rate

Figure 6. Dual SPI Read Operation with Single Data Rate

Figure 8. Dual Synchronous SPI Write Operation with Single Data Rate

Figure 9. Start-Up Sequence Timing

ABSOLUTE MAXIMUM RATINGS

 T_A = 25°C, unless otherwise noted.

Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operation environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance.

θ_{JC} is the junction to case thermal resistance. Both $θ_{JA}$ and $θ_{JC}$ are defined by the JEDEC JESD51 standard, and their values are dependent on the test board and test environment.

Table 6. Thermal Resistance¹

¹ Simulation values on JEDEC 2S2P board, still air (0 m/sec airflow).

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 10. Pin Configuration

Table 7. Pin Function Descriptions

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 7. Pin Function Descriptions (Continued)

 1 S = supply, DI = digital input, DO = digital output, and AI/O = analog input/output.

AVDD = 5 V, DV_{DD} = V_{LOGIC} = 1.8 V, 4.75 V ≤ PV_{DD} − PV_{SS} ≤ 10.6 V, 4.75 V ≤ PV_{DD} ≤ 10.6 V, −5.3 V ≤ PV_{SS} ≤ 0 V, external voltage reference, temperature = 25°C (ambient), and decoupling as outlined in the [Power Supply Recommendations](#page-64-0) section, unless otherwise noted.

Figure 11. AD3542R-16 DNL vs. Code, 0 V to 5 V Range, −40°C, Fast Mode and Precision Mode

Figure 12. AD3542R-16 DNL vs. Code, 0 V to 5 V Range, 25°C, Fast Mode and Precision Mode

Figure 13. AD3542R-16 DNL vs. Code, 0 V to 5 V Range, 85°C, Fast Mode and Precision Mode

Figure 14. AD3542R-16 DNL vs. Code, 0 V to 5 V Range, 105°C, Fast Mode and Precision Mode

Figure 15. AD3542R-12 DNL vs. Code vs. Temperature, 0 V to 5 V Range

Figure 16. AD3542R-16 INL vs. Code, 0 V to 5 V Range, −40°C, Fast Mode and Precision Mode

Figure 17. AD3542R-16 INL vs. Code, 0 V to 5 V Range, 25°C, Fast Mode and Precision Mode

Figure 18. AD3542R-16 INL vs. Code, 0 V to 5 V Range, 85°C, Fast Mode and Precision Mode

Figure 19. AD3542R-16 INL vs. Code, 0 V to 5 V Range, 105°C, Fast Mode and Precision Mode

Figure 20. AD3542R-12 INL vs. Code vs. Temperature, 0 V to 5 V Range

Figure 21. AD3542R-16 DNL vs. Range, Fast Mode and Precision Mode

Figure 22. AD3542R-16 INL vs. Range, Fast Mode and Precision Mode

Figure 24. AD3542R-16 INL vs. Temperature

Figure 25. TUE vs. Temperature

Figure 26. TUE vs. Range

Figure 27. Offset Error vs. Range

Figure 28. Offset Error vs. Temperature

Figure 30. Full-Scale Error vs. Temperature

Figure 31. Output Noise Spectral Density (NSD) vs. Frequency

Figure 32. Output Load Stability (CFB Is Feedback Capacitor)

Figure 33. AD3542R-16 THD vs. Tone Frequency

Figure 34. AD3542R-12 THD vs. Tone Frequency

Figure 36. AD3542R-16 THD vs. Range

Figure 37. AD3542R-16 Spectral Noise Density with 1 kHz Sine Wave Playback (HD2 Is Second Harmonic Distortion, HD3 Is Third Harmonic Distortion, HD4 Is Fourth Harmonic Distortion)

Figure 38. AD3542R-12 Spectral Noise Density with 1 kHz Sine Wave Playback

Figure 39. AD3542R-16 Fast Fourier Transform (FFT) with 1 kHz Sine Wave, 12.5 MUPS

Figure 40. AD3542R-12 Fast Fourier Transform (FFT) with 1 kHz Sine Wave, 12.5 MUPS

Figure 41. Zero-Scale Voltage Distribution, 0 V to 2.5 V Range

Figure 42. Zero-Scale Voltage Distribution, 0 V to 5 V Range

Figure 43. Zero-Scale Voltage Distribution, 0 V to 10 V Range

Figure 44. Zero-Scale Voltage Distribution, −5 V to +5 V Range

Figure 45. Zero-Scale Voltage Distribution, −2.5 V to +7.5 V Range

Figure 46. Full-Scale Voltage Distribution, 0 V to 2.5 V Range

Figure 47. Full-Scale Voltage Distribution, 0 V to 5 V Range

Figure 48. Full-Scale Voltage Distribution, 0 V to 10 V Range

Figure 49. Full-Scale Voltage Distribution, −5 V to +5 V Range

Figure 50. Full-Scale Voltage Distribution, −2.5 V to +7.5 V Range

Figure 51. Source and Sink Capability, 5 V Range

Figure 52. Headroom and Footroom vs. Load Current

Figure 54. Digital-to-Analog Glitch Energy Histogram

Figure 55. Digital Feedthrough

Figure 56. DAC to DAC Crosstalk

Figure 57. Small Signal Settling Time, 0 V to 5 V Range (RLOAD Is Load Resistance)

Figure 58. Small Signal Settling Time, 0 V to 10 V Range

Figure 59. Small Signal Settling Time, −5 V to +5 V Range

Figure 60. Large Signal Settling Time, 0 V to 5 V Range

Figure 61. Large Signal Settling Time, 0 V to 10 V Range

Figure 62. Large Signal Settling Time, −5 V to +5 V Range

Figure 64. AC PSRR vs. Frequency

Figure 68. Reference Voltage Spread

Figure 70. AD3542R-16 DV_{DD} Dynamic Current vs. SPI Clock Frequency, SPI *Mode*

Figure 71. AD3542R-12 DV_{DD} Dynamic Current vs. SPI Clock Frequency, SPI Mode

Figure 72. VLOGIC Dynamic Current vs. SPI Clock Frequency, SPI Mode

Figure 73. AVDD Current vs. Temperature

Figure 74. AD3542R-16 DVDD Dynamic Current vs. Temperature

Figure 75. AD3542R-12 DV_{DD} Dynamic Current vs. Temperature

Figure 76. PV_{DD} Current vs. Temperature

Figure 78. PV_{DD} and PV_{SS} Current vs. Range

TERMINOLOGY

Relative Accuracy or Integral Nonlinearity (INL)

For the DAC, relative accuracy or integral nonlinearity is a measurement of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function.

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes.

Offset Error

Offset error is the vertical deviation from the ideal transfer function after the gain error has been compensated. Offset error is expressed in mV. In the AD3542R, offset error is measured at midscale. The comparison between the ideal output and the actual output is performed at midscale.

Offset Error Drift

The offset error drift is a measurement of the relative variation of the offset with temperature. It is expressed in ppm/°C. Total offset at a given temperature is calculated as

$$
Offset_T = Offset_{25^{\circ}C} + \frac{TC \times (T - 25) \times V_{RANGE}}{10^6}
$$

Full-Scale and Zero-Scale Error

These errors measure the deviation from the ideal value at full scale and zero scale, at 25°C. The error is expressed as % of full-scale range (FSR). In the case of the AD3542R, the ideal value is calculated as the average of a sufficiently high number of samples.

Full-Scale and Zero-Scale Error Drift

These parameters measure the variation of the zero-scale and full-scale voltage as a function of the temperature, relative to the ideal zero-scale and full-scale voltages. They are expressed in ppm/°C. The total deviation over temperature is calculated using the same formula used for the offset.

DC PSRR and AC PSRR

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in V_{OUT} to a change in the supplies for midscale output of the DAC. DC PSRR is measured in mV/V, and AC PSRR is measured in dB. V_{REF} is held at 2.5 V, and the supplies are varied by ±200 mV p-p.

Output Voltage Settling Time

Output voltage settling time is the amount of time it takes for the output of a DAC to settle to a specified level within a given accuracy for a given step change. Typically, it is evaluated for a small step and a large step to account for the effect of amplifier slewing.

Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in $nV \times \text{sec}$ and is measured when the digital input code is changed by 1 LSB.

Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but it is measured when the DAC output is not updated. Digital feedthrough is specified in nV × sec and measured with a full-scale code change on the data bus, which means from all 0s to all 1s and vice versa.

Output Noise Spectral Density

Noise spectral density is a measurement of the internally generated random noise. Noise is measured at the DAC output when it is loaded with the midscale code and using an ideal external reference. Noise is also measured at the output of the internal reference, if available. Noise density is expressed in nV/\sqrt{Hz} . [Figure 31](#page-15-0) depicts the spectral density of the noise in the 1/f region and the flat (broadband) region, whereas the specification quoted in [Table 2](#page-3-0) pertains to the flat region.

Total Harmonic Distortion (THD)

THD is the difference between the sine wave played by the DAC and an ideal sine wave of the same frequency and amplitude. The deviation from an ideal sine wave is due to time and amplitude discretization and nonlinear distortion. THD is measured as the power ratio of the sum of harmonic components to the fundamental component. It is expressed in dB.

Voltage Reference Temperature Coefficient (TC)

Voltage reference TC is a measure of the change in the reference output voltage with a change in temperature. The reference TC is calculated using the box method, which defines the TC as the maximum change in the reference output over a given temperature range expressed in ppm/°C, as shown in the following equation:

$$
TC = \left(\frac{V_{REF_MAX} - V_{REF_MIN}}{V_{REF_NOM} \times TEMP_RANGE}\right) \times 10^6 \tag{1}
$$

where:

V_{REF_MAX} is the maximum reference output measured over the total temperature range.

*V*_{REF_MIN} is the minimum reference output measured over the total temperature range.

V_{REF_NOM} is the nominal reference output voltage, 2.5 V. *TEMP_RANGE* is the specified temperature range, −40°C to +105°C.

TERMINOLOGY

DC Crosstalk

DC crosstalk is the DC change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC (or soft power-down and power-up) while monitoring another DAC kept at midscale. It is expressed in μV/V.

PRODUCT DESCRIPTION

The AD3542R is a dual channel, 16 MUPS voltage output DAC with programmable output ranges and a 2.5 V internal reference. This device is available in 16-bit and 12-bit resolutions.

The AD3542R-16 has two update modes.

- \triangleright Fast mode: data written in this mode is 16 bits long, resulting in a single-channel update rate of 16 MUPS. The DNL specification is valid for the reduced temperature range defined in [Table 2.](#page-3-0) The data for this mode is written in the registers ending in 16B.
- ► Precision mode: data written in this mode is 24 bits long, resulting in a single-channel update rate of 11 MUPS. The DNL specification is guaranteed over the full operating temperature range. The data for this mode is written in the registers ending in _24B.

The AD3542R-12 supports fast mode only. The _24B registers are not accessible. 12-bit data must be written to the_16B registers, leaving the four LSBs set to 0.

The AD3542R offers a versatile SPI interface capable of operating in classic and dual SPI modes with single or double data rate. The AD3542R features multiple error checkers, both in the analog and digital domains to guarantee a safe operation.

DAC ARCHITECTURE

The AD3542R uses a current steering DAC architecture with a V_{RFF} voltage of 2.5 V. The DAC current is converted to voltage by means of an internal TIA.

Figure 79 shows the internal block diagram.

Figure 79. DAC Channel Architecture Block Diagram

The TIA feedback loop is closed by hardwiring the $V_{\text{OUT}}x$ pin to any of the available R_{FB}x y pins. The R_{FB}x y value sets the maximum voltage span that can be achieved. The $R_{FB}x$ y pin used for each voltage range is specified in the Output Voltage Spans section.

OUTPUT VOLTAGE SPANS

The AD3542R offers five voltage spans that are selected using the CH0_CH1_OUTPUT_RANGE register. The selected span must be in accordance with the feedback resistor being used, as shown in Table 8. Setting a voltage span that is not achievable with the current $R_{FR}x$ y resistor results in an incorrect voltage value.

The supply levels on PV_{DD} and PV_{SS} must also be adjusted to guarantee enough headroom and footroom for each range.

There is approximately a 3% overrange equally split on each end of the span to ensure that the nominal range is covered in any condition.

TRANSFER FUNCTION

The conversion of the digital code to the DAC output current follows a linear relation with the code in plain binary. The ideal output voltage is given by the following equation:

$$
V_{OUT} = (V_{FS} - V_{ZS}) \times \frac{D}{2^{16}} + V_{ZS}
$$

where:

D is the decimal equivalent of the binary code that is loaded in the DAC register. For the AD3542R-12, *D* is still a 16-bit number where the lower four bits are 0, that is, the 12-bit code multiplied by 16. *VZS* and *VFS* are according to the values given in the Output Voltage Spans section.

INTERNAL TIA

The internal TIA is capable of operating at 20 mV from the supply rails, PV_{DD} and PV_{SS} . The supplies of the internal TIA must be adapted to accommodate the desired output range while observing the minimum headroom, footroom, and maximum supply voltage.

TIA POWER CONSUMPTION

The static power consumption of the internal TIA depends on the output voltage, the feedback resistor, and the load resistance. The following formulas approximate the current drawn by a single amplifier on PV_{DD} and PV_{SS} as a function of these parameters, as long as the amplifier is not in saturation. Current values in mA are:

$$
I_{PVDD} = 0.65 + max\left(0, \frac{V_{OUT} - 2.5}{R_{FB}} + \frac{V_{OUT}}{R_L}\right)
$$

$$
I_{PVSS} = -0.65 + min\left(0, \frac{V_{OUT} - 2.5}{R_{FB}} + \frac{V_{OUT}}{R_L}\right)
$$

where:

VOUT is the output voltage in volts.

RFB is the value of the feedback resistor in kΩ. *RL* is the load resistance in kΩ.

The first term of the equations is the quiescent current of an individual amplifier. Amplifiers are active at power up and can be

disabled setting the CHx_CHANNEL_POWERDOWN bit in POW-ERDOWN_CONFIG register.

VREF

The AD3542R has an internal 2.5 V voltage reference with a 3 ppm/°C temperature coefficient that is enabled at power-up. The V_{REF} pin is in high impedance at power-up to avoid electrical problems. If the internal reference must be used externally, the REFERENCE_VOLTAGE_SEL bits in the REFERENCE_CONFIG register must be written to enable the V_{REF} output as described in Table 9.

When the external reference is selected, the V_{RFF} pin behaves as an input.

Table 9. Voltage Reference Selection

SPI REGISTER MAP ACCESS

SPI Frame Synchronization

The CS signal frames data during an SPI transaction. A falling edge on CS enables the digital interface and initiates an SPI transaction. Each SPI transaction consists of at least one instruction phase and data phase, as described in the Instruction Phase section and the Data Phase section. For all SPI transactions, data is aligned MSB first. Deasserting \overline{CS} during an SPI transaction terminates part or all of the data transfer and disables the digital interface. If $\overline{\text{CS}}$ is deasserted (returned high) after one or more register addresses are issued, those registers are written or read, but any partially addressed register is ignored. Figure 80 and Figure 81 outline the stages of a basic SPI write and read frame, respectively, for the AD3542R in register mode.

Detailed timing diagrams for register read and write operations are shown in [Figure 2](#page-6-0) through [Figure 8.](#page-8-0) The timing specification is given in the [Timing Characteristics](#page-5-0) section.

The AD3542R SPI protocol is flexible and can be configured to suit the needs of a variety of digital hosts. Data from multiple registers can be accessed in a single SPI frame, enabling efficient device configuration. All the different access modes are described in the [Single Instruction Mode](#page-28-0) section and the [Streaming Mode](#page-29-0) section.

Instruction Phase

Every SPI frame starts with an instruction phase. The instruction phase immediately follows the falling edge of \overline{CS} that initiates the SPI transaction.

The instruction phase consists of a read/write bit (R/W) followed by a register address word. Setting R/\overline{W} low initiates a write

instruction, whereas setting R/\overline{W} high initiates a read instruction. The register address word specifies the address of the register to be accessed. The register address word is 7 bits in length (7‑bit addressing) by default. If required, 15‑bit addressing can be enabled by setting the SHORT_INSTRUCTION bit to 0 in the INTER-FACE CONFIG B register. If the user is using single instruction mode, each register read or write transaction in a single SPI frame also begins with an instruction phase. If the user is using streaming mode, only one instruction phase is required per SPI frame to access a set of consecutive registers. See the [Single Instruction](#page-28-0) [Mode](#page-28-0) section and the [Streaming Mode](#page-29-0) section for instructions on selecting and using these modes.

Data Phase

The data phase immediately follows the instruction phase, as shown in Figure 80 and Figure 81. The data phase can include the data for a single-byte register, a multibyte register, or multiple registers depending on the selected registers and access modes. See the [Single Instruction Mode](#page-28-0) section, [Streaming Mode](#page-29-0) section, and [Address Direction](#page-28-0) section for descriptions of how these modes affect the read and write data in the data phase.

In a write operation, the content of the addressed register is updated immediately after the SCLK edge, which shifts in the last bit of the register data, regardless if it is a one-byte, two-byte, or three-byte register. Multibyte registers cannot be written partially, as explained in the Multibyte Registers section.

In a read operation, the content of the addressed register starts shifting out on the first SCLK edge of the data phase.

Data must be written to the AD3542R configuration registers in full bytes to ensure they are updated. If the data phase of an SPI write transaction does not include the entire byte of data for the register being updated, the contents of the register are not updated, and the CLOCK_COUNTING_ERROR bit in the INTERFACE_STATUS_A register is set.

Figure 81. Basic SPI Read Frame

Multibyte Registers

Some AD3542R registers consist of 2 or 3 bytes of data stored in adjacent addresses and are referred to as multibyte registers.

Multibyte registers end with a 16B or 24B suffix when they are 2 bytes or 3 bytes, respectively.

When writing to a multibyte register of the AD3542R, all bytes must be transferred in a single SPI transaction. For this reason, the STRICT_REGISTER_ACCESS bit in the INTERFACE_CONFIG_C register is read only and set to 1. If an SPI write transaction to a multibyte register is attempted on a per byte basis, the register contents are not updated and the PARTIAL_REGISTER_ACCESS bit in the INTERFACE STATUS A register is set. A write transaction to a multibyte register of the AD3542R takes effect after the 24th or 16th SCLK edge of the data phase, which shifts in the last bit of the register data.

Figure 82. Multibyte Register Write with Ascending Addressing

Figure 83. Multibyte Register Read with Descending Addressing

The address of a multibyte register always depends on the ADDR_DIRECTION bit in the INTERFACE_CONFIG_A register (see the Address Direction section for more details). With descending addressing, the first byte accessed in the data phase must be the most significant byte of the multibyte register, and each subsequent byte corresponds to the data in the next lower address. With ascending addressing, the first byte accessed in the data phase must be the least significant byte of the multibyte register, and each subsequent byte corresponds to the data in the next higher address.

Multibyte registers can be read in a single SPI transaction or each byte can be addressed separately. If an SPI read transaction to a multibyte register is attempted on a per byte basis, the PARTI-AL_REGISTER_ACCESS bit in the INTERFACE_ STATUS_A register is set. For example, the VENDOR ID register is 2 bytes long, and the addresses of its least significant byte and most significant byte are 0x0C and 0x0D, respectively. Figure 82 and Figure 83 show write and read transactions to a multibyte register (2 bytes)

for address ascending and descending mode, respectively. See the Address Direction section for more information on selecting address descending (auto-decrementing) or ascending (auto-incrementing).

Address Direction

The address direction option is used to control whether the register address is set to automatically increment (address ascending) or decrement (address descending) when transferring multiple bytes of data in a single data phase (for example, when accessing multibyte registers, as shown in Figure 82 and Figure 83, or when accessing multiple registers with streaming mode, as shown in [Figure 85\)](#page-29-0).

Address direction is selected with the ADDR_DIRECTION bit in the INTERFACE_CONFIG_A register. If ADDR_DIRECTION is set to 0, the address decrements after each byte is accessed. If ADDR_DIRECTION is set to 1, the address increments after each byte is accessed.

When accessing multibyte registers, use descending addresses to shift in the most significant byte first.

Multibyte registers from Address 0x29 onwards can only be accessed in descending mode.

Single Instruction Mode

When the SINGLE_INSTRUCTION bit in the INTERFACE_CON-FIG B register is set to 1, streaming mode is disabled, and single instruction mode is enabled. In single instruction mode, the data phase only contains data for a single register, and each data phase must be followed by a new instruction phase, even if \overline{CS} remains low. Single instruction mode allows the digital host to quickly read from and write to registers with nonadjacent addresses in a single SPI frame, whereas streaming mode only allows either reading or writing to contiguous registers without pulsing \overline{CS} high to initiate a new instruction phase.

Figure 84 shows an example of an SPI transaction in single instruction mode with the following register accesses:

- \blacktriangleright Sets the output range.
- \blacktriangleright Enables the output stage.
- ► Reads the CHIP_TYPE register.

Figure 84. Single Instruction Mode Register Access Example with Address Descending

Streaming Mode

When the SINGLE_INSTRUCTION bit in the INTERFACE_CON-FIG B register is set to 0, single instruction mode is disabled and streaming mode is enabled. In streaming mode, multiple registers with adjacent addresses can be accessed with a single instruction phase and data phase, allowing efficient access of contiguous regions of memory (for example, during initial device configuration). The AD3542R is configured in streaming mode by default.

When in streaming mode, each SPI frame consists of a single instruction phase and the following data phase contains data for multiple registers with adjacent addresses. A starting register address is specified by the digital host in the instruction phase, and this address is automatically incremented or decremented (based on the address direction setting) after each byte of data is accessed. The data phase can, therefore, be multiple bytes long, and each consecutive byte of read or write data corresponds to the next higher or lower register address (for ascending and descending address direction, respectively).

When writing or reading from a multibyte register in streaming mode with address ascending, the user must address the least significant byte of the register in the instruction phase. The data phase starts transferring data from the least significant byte in first place.

When writing or reading from a multibyte register in streaming mode with the address descending, the user must start addressing the most significant byte of the register in the instruction phase. The data phase starts transferring the most significant byte in first place.

Figure 85 shows the instruction and data phase when using streaming mode with address descending to write some registers of the AD3542R starting from Address 0x16. The length of the data phase determines the number of data bytes to be transferred to consecutive addresses. CS is brought high at the end of the write transaction (in Figure 85, the end of the write transaction occurs after Address 0x02).

[Figure 86](#page-30-0) shows the instruction and data phase when using streaming mode with address descending to read some registers of the AD3542R starting from Address 0x16. The length of the data phase determines the number of data bytes to be transferred to consecutive addresses. \overline{CS} is brought high at the end of the read

transaction (in [Figure 86](#page-30-0), the end of the read transaction occurs after Address 0x02).

The STREAM_MODE register can be used to specify a range of consecutive registers to loop through in the data phase. Looping allows the digital host to repeatedly read from or write to a set of registers (for example, CHx_DAC_16B register at Address 0x29 to Address 0x2C) as efficiently as possible. When accessing register addresses after and including Address 0x29, the address direction must always be set as descending.

If STREAM_MODE is set to 0, looping is disabled and the following occurs:

- ► If address direction is set to descending, the address decrements until it reaches 0x00. On the subsequent byte accesses, the address is set to the top of the addressable space (Address 0x4B). Note that restrictions may apply in terms of SPI mode access depending on the register address.
- \blacktriangleright If address direction is set to ascending, the address increments until it reaches the top of the addressable space (Address 0x4B). On the subsequent byte access, the address is reset to 0x00. Note that restrictions may apply in terms of SPI mode access depending on the register address. Multibyte registers greater than 0x29 do not update in ascending mode.

If STREAM MODE is set to a value other than 0, looping is enabled and the value corresponds to the number of bytes to be accessed in the data phase before the address loops back to the value specified in the address phase. An example is shown in [Figure](#page-30-0) [87](#page-30-0), where the CH0 DAC 16B register is accessed twice using the looping feature.

The value of the STREAM_MODE register can be preserved or reset to 0 at the end of the transaction (when \overline{CS} returns high) depending on the value of the STREAM_LENGTH_KEEP_VALUE bit in the TRANSFER_REGISTER, as shown in Table 10. This feature allows writing the same range of registers continuously within the same transaction, which is useful for waveform playback.

Figure 85. Streaming Mode Register Write with Address Descending

Figure 86. Streaming Mode Register Read with Address Descending

Figure 87. Looping Enabled with Address Descending and STREAM_MODE = 2

CRC Error Detection

The AD3542R features an optional CRC to provide error detection for SPI transactions between the digital host (master) and the AD3542R (slave).

CRC error detection allows SPI masters and slaves to detect bit transfer errors with significant reliability. The CRC algorithm involves using a seed value and polynomial division to generate a CRC code. The master and slave both calculate the CRC code independently and compare it to determine the validity of the transferred data.

The AD3542R uses the CRC-8 standard with the following polynomial:

$$
x^8 + x^2 + x + 1 \tag{2}
$$

CRC error detection is enabled with the CRC_EN and CRC_EN_B bits in the INTERFACE_CONFIG_C register. The value of CRC_EN is only updated if CRC_EN_B is set to the CRC_EN inverted value in the same register write instruction. Therefore, to enable the CRC, CRC_EN must be set to 0b01 while CRC_EN_B is set to 0b10 in the same write transaction.

To disable the CRC, CRC_ENABLE must be set to 0b00 while CRC_ENABLE_B is set to 0b11 in the same write transaction. Writing inverted values to two separate fields reduces the chances of CRC being enabled by mistake. $\overline{\text{CS}}$ must be brought high at the end of the enable or disable write. The transaction following the enabling of the CRC must already include the CRC byte, regardless if it is a write or read operation. A register write transaction that disables CRC must still include the CRC code at the end, but the transaction following the disabling of the CRC does not have to include the CRC byte.

Figure 88 and Figure 89 show how a CRC code is appended at the end of a write or read transaction, respectively, in single SPI mode (classic mode). For register writes, the digital host must generate the CRC by performing the calculation described in Equation 2 on the seed, the address, and the data. The AD3542R performs the

SPI Transaction Type Pin Single Instruction Mode Streaming Mode, First Data Phase Streaming Mode, Subsequent Data Phases Read SDI 0xA5, instruction phase, padding 0xA5, instruction phase, padding No CRC sent SDO 0xA5, instruction phase, read data 0xA5, instruction phase, read data Least significant byte of address, read data Write SDI 0xA5, instruction phase, write data 0xA5, instruction phase, write data Least significant byte of address, write data SDO 0xA5, instruction phase, write data 0xA5, instruction phase, write data Least significant byte of address, write data

Table 11. CRC Seed Values and Extent of CRC Calculation

same calculation and shifts out the CRC code on SDO at the same time as the host. The transaction is free of error if both CRC codes match. For register reads, the host calculates the CRC on the seed, the address, and a zero padding while the AD3542R calculates the CRC on the seed, the address, and the readout data. Both nodes then shift out the CRC code at the same time so that it can be checked on both sides.

Figure 89. Basic SPI Read Frame with CRC

DATA PHASE

INSTRUCTION PHASE

When accessing multibyte registers with CRC error detection enabled, the CRC code is placed after all of the bytes of register data.

When CRC error detection is enabled, the AD3542R does not update its register contents in response to a register write transaction unless it receives a valid CRC code at the end of the register data. If the CRC code is invalid, or if the digital host fails to transmit the CRC code, the AD3542R does not update its register contents, and the INVALID_OR_NO_CRC flag in the INTERFACE_STATUS_A register is set. The INVALID_OR_NO_CRC flag is cleared when 1 is written to this bit, and the correct CRC is required for the write to clear the bit to take effect.

Table 11 shows the seed value used in the CRC code calculation and how it is calculated for both single instruction mode and streaming mode.

When using single instruction mode, every CRC code in an SPI frame uses 0xA5 as the seed value to prevent stuck at fault conditions for Address 0x00.

When using streaming mode, the first CRC code in an SPI frame also uses 0xA5 as the seed value, but subsequent CRC codes in the same frame are calculated using the least significant byte of the register address being accessed in the SPI transaction as the seed value.

Because enabling the CRC in single SPI (classic) mode requires that the SDO pin shifts out the CRC calculated by the AD3542R,

the transaction must respect the limitations of a read operation, which is that DDR is disabled. CRC is not allowed in synchronous dual SPI mode.

In dual SPI modes, the CRC is appended at the end of the byte or multibyte register transaction but the CRC is generated only by the controller (write) or by the AD3542R (read), as shown in Figure 90.

When CRC error detection is enabled, do not use streaming mode, including looping, if the range of registers being addressed includes unused or reserved registers.

Figure 90. Dual SPI Transaction with CRC

SERIAL INTERFACE

The AD3542R implements a versatile serial interface that is compatible with several SPI modes. The interface is configured in single SPI (classic SPI) mode by default and can be switched to dual SPI or synchronous dual SPI mode by acting on the configuration registers. DDR can be enabled in any of the modes to duplicate the transfer speed in the data phase.

Clock polarity (CPOL) can be 1 or 0, but clock phase (CPHA) must be always 0. These combinations correspond to SPI Mode 0 and Mode 3, which are applicable when the SPI interface is in single data rate (SDR) mode.

Single SPI (Classic) Mode

In single SPI (classic) mode, the SDI/SDIO0 and SDO/SDIO1 data lines are unidirectional. The SDI signal behaves as an input to transfer data from master to slave and the SDO signal behaves as an output to transfer data from slave to master, as shown in Figure 91. Single SPI (classic) mode is compatible with SPI Mode 0 and Mode 3, as well as with completely synchronous interfaces, such as synchronous serial port (SPORT[™]). See [Figure 2](#page-6-0) for a timing diagram of a typical write sequence. See the [AN-1248 Application](https://www.analog.com/media/cn/technical-documentation/application-notes/AN-1248.pdf?doc=ad70-066z.pdf) [Note](https://www.analog.com/media/cn/technical-documentation/application-notes/AN-1248.pdf?doc=ad70-066z.pdf), *SPI Interface*, for more information about the classic SPI mode.

Figure 91. Single SPI (Classic SPI) Connection

Dual SPI Mode

In dual SPI mode, the SDI/SDIO0 and SDO/SDIO1 data lines are bidirectional, as shown in Figure 92. During the data phase, the R/\overline{W} bit of the instruction phase defines the direction of the data lines. During the instruction phase, the data lines are always configured as inputs. In dual SPI mode, consecutive bits are serialized in groups of two, as shown in Figure 93.

Figure 93. Dual SPI Mode

Synchronous Dual SPI Mode

In synchronous dual SPI mode, similar to dual SPI mode, the SDI/ SDIO0 and SDO/SDIO1 data lines are bidirectional, as shown in [Figure 92.](#page-33-0) During the data phase, the R/ \overline{W} bit of the instruction phase defines the direction of the data lines. During the instruction phase, the data lines are always configured as inputs. In contrast to dual SPI mode, in synchronous dual SPI mode each SDIO line serializes the data of one DAC, as shown in Figure 94.

In this mode, the data transferred on the SDIO0 line is loaded to the register addressed in the instruction phase, while the data transferred on the SDIO1 line is loaded to the register at the address given in the instruction phase that is incremented by 3

bytes in precision mode or the address given in the instruction phase that is incremented by 2 bytes in fast mode.

Synchronous dual SPI mode can only be used to write the CHx_DAC_16B, CHx_DAC_24B, CHx_INPUT_16B, and CHx_IN-PUT_24B registers. To write other registers within the secondary region, classic SPI must be used.

This transfer mode is useful when the controller is made up of two entities, each one addressing one DAC with a single bit stream, or when the CPU cannot serialize the data in groups of two bits. This mode also allows the simultaneous update of both channels without any time skew when the LDAC signal is not used.

Figure 94. Synchronous Dual SPI Mode

Double Data Rate (DDR)

Irrespective of the SPI mode being used, DDR can be enabled by setting the SPI_CONFIG_DDR bit in the INTERFACE_CONFIG_D register, which allows sampling data during the data phase on both clock edges, as shown in [Figure 4](#page-7-0) and [Figure 7.](#page-7-0) After this mode is enabled, all data must be written using DDR.

DDR is only usable in the data phase during write operations. In readback operations, the SPI_CONFIG_DDR bit is ignored, and

Table 12. SPI Mode Combinations

data is transferred from the AD3542R to the controller in single data rate, as shown in [Figure 2](#page-6-0) and [Figure 6.](#page-7-0)

After changing the SPI mode or the SPI_CONFIG_DDR bit, $\overline{\text{CS}}$ must be brought high and a new access cycle must be started in the appropriate mode.

All valid SPI mode combinations are listed in Table 12.

Register Map SPI Access Modes

The register map is divided in two regions, primary and secondary.

The registers related to interface configuration, DAC configuration, and error flags are comprised in the primary region from Address 0x0 to Address 0x1E. This region can only be accessed in classic SPI mode with or without DDR, regardless of the value of MUL-TI_IO_MODE in the TRANSFER_REGISTER.

The registers affecting the output value of the DAC are comprised in the secondary region from Address 0x28 to Address 0x4B. This region can be accessed in any of the SPI modes, with or without DDR.

SDIO Drive Strength

The driving strength of the SDIO lines on the SDO/SDIO1, and SDI/SDIO0 pins can be configured to four different levels by setting the SDIO_DRIVE_STRENGTH bits in the INTERFACE_CONFIG_D register.

Higher drive strength value corresponds to a faster signal slew rate, as shown in Figure 96. However, higher slew rate means higher peak current and higher digital noise in the system. The default value is medium low strength.

Figure 96. Driving Strength Options

DAC UPDATE MODES

There are several ways to update the DAC outputs, synchronously or asynchronously, simultaneously, or individually.

A synchronous update occurs when the change of the DAC output is triggered by an external signal, such as LDAC, which can be common to many devices. In this case, the controller loads a value in the input register that is later transferred to the DAC register on the falling edge of the $\overline{\text{LDAC}}$ signal, causing the simultaneous update of all $V_{\text{OUT}}x$ signals.

If the synchronous update is only required in one of the DACs, the LDAC signal can be masked using the HW_LDAC_MASK_CHx bits in the HW_LDAC_16B or the HW_LDAC_24B registers depending on the precision mode.

An asynchronous update occurs when the change of the DAC output follows an operation on the register set. In this case, the change is aligned with the SCLK edge that shifts the last register bit in. The update can be on one DAC or both DACs simultaneously following the several combinations described in [Table 13](#page-37-0).

Page mask registers can be used to transfer the same data to one or both channels, according to the value of the SEL_CHx bits in the CH_SELECT_16B or CH_SELECT_24B registers. Writing to the DAC_PAGE register transfers the data to the CHx_DAC registers and writing to the INPUT_PAGE register transfers the data to the CHx_INPUT registers. The data flow between registers is summarized in Figure 97.

Figure 97. DAC Data Flow Between Registers

Table 13. DAC Update Modes

POWER-DOWN

Each of the two DAC cores in the AD3542R can be disabled to reduce power consumption when the channel is not in use. Control is performed using the CHx_DAC_POWERDOWN bits in the POWERDOWN_CONFIG register. The DAC core is powered down after reset and becomes active on the first update.

In addition, the internal TIA can be disabled by setting the CHx_CHANNEL_POWERDOWN bit in the POWERDOWN_CON-FIG register. The TIA is powered up by default after reset.

RESET

The AD3542R implements three different ways to reset the device. All three methods trigger the same reset procedure internally, except for the difference explained in the Software Reset section.

Power-On Reset

The device integrates a power-on reset (POR) circuit that monitors AV_{DD} and DV_{DD}. Whenever AV_{DD} falls below 4 V or DV_{DD} falls below 1.3 V, an internal reset pulse is generated. This circuit ensures that the chip is correctly initialized at power-up or after a power dip.

RESET Pin

A low level on the RESET pin sets the chip in default mode, clearing the values of all registers, setting the $V_{\text{OUT}}0$ outputs to 0 V, and keeping the SPI lines in high impedance. When the RESET line is released (returns high), the device starts executing the initialization procedure that can take up to 100 ms (t_{18} time). After reset, the DAC core is in power-down mode and the V_{OUT} outputs are still at 0 V.

During reset, the internal transimpedance amplifier is still powered up and it may produce some glitch in the V_{OUT} signal, depending on the sequencing of the supplies.

Software Reset

The device can be reset from the SPI interface by setting the SW_RESET_MSB and SW_RESET_LSB bits in the INTER-FACE_CONFIG_A register. The main difference between the software reset and the hardware reset using the RESET pin is that the former does not affect the INTERFACE_CONFIG_A register. The SW_RESET_MSB and SW_RESET_LSB bits clear after the reset operation has concluded.

ERROR DETECTION

The AD3542R can detect abnormal conditions both in the analog and digital domains. These errors are reported in the INTER-FACE_STATUS_A and ERR_STATUS registers. The list of the errors mapped to the ERR_ALARM_MASK register and its cor-responding source is shown in [Table 14.](#page-38-0) The errors listed in [Table 14](#page-38-0) can assert the ALERT pin if it is not masked in the ERR_ALARM_MASK register. The ALERT pin is also asserted after reset and in case of initialization failure.

The error bits in the INTERFACE_STATUS_A and ERR_STATUS registers are sticky and keep their value until cleared with a write 1

operation. That is, to clear an error bit, write 1 on that specific bit location.

Table 14. Alarm Mask Register and Corresponding Error Source

ERR_STATUS Register

VREF Detection

The REF_RANGE_ERR_STATUS bit in the ERR_STATUS register is set when the reference voltage drops below 1 \overline{V} for more than 5 ms. The error is detected irrespective of the reference voltage source, whether it is generated internally or provided externally via the V_{REF} pin. This feature is useful to detect an interruption in the external reference voltage or an overload condition on the V_{REF} pin when the internal reference is shared with another device.

SPI Mode Error

The SPI mode error is produced during streaming when the address pointer crosses the boundary between the secondary and the primary region with the SPI interface configured in synchronous dual SPI mode or dual SPI mode because this region can only be accessed in classic SPI mode. The DUAL_SPI_STREAM_EX-CEEDS_DAC_ERR_STATUS bit is set in the ERR_STATUS register.

Register CRC

The AD3542R includes an internal CRC for the register map and the read only memory (ROM). The CRC is executed every 4.1 μs, and only includes the primary region of the register map because the secondary region is expected to be continuously written. The CRC can be disabled by clearing the MEM_CRC_EN bit in the INTERFACE_CONFIG_D register. If a CRC error is detected, the MEM_CRC_ERR_STATUS bit is set in the ERR_STATUS register. It is advisable to reset the device if this error occurs.

Reset Status

The RESET STATUS bit in the ERR STATUS register indicates that the AD3542R has been reset, either internally (POR or SW reset) or externally (via the RESET pin). The RESET STATUS bit is set when the POR completes correctly. It is useful to detect unexpected reset conditions, such as a dip in power supply, and take corrective actions.

The RESET STATUS bit causes the assertion of the ALERT pin and it is not maskable. Therefore, it must be cleared after reset or power-up to be able to detect new events via the ALERT signal.

INTERFACE_STATUS_A Register

Device Busy

The INTERFACE_NOT_READY bit in the INTERFACE_STATUS_A register is not an error, but a status bit. This bit can be polled to know when the device is ready to receive data from the controller.

SPI Clock Counter

The error reported in the CLOCK_COUNTING_ERR bit is produced when the number of SCLK cycles is not in accordance with the amount required to shift a multiple of 8 bits, taking into account the SPI mode (dual or single) and the DDR mode. The CLOCK_COUNTING_ERR bit is set in the ERR_STATUS register.

Valid combinations are shown in Table 15.

SPI CRC

The INVALID_OR_NO_CRC bit in the INTERFACE_STATUS_A register is set when the CRC is enabled and the CRC byte in the SPI transaction is missing or it does not match the calculated value. To clear this error, write 1 to this bit. Note that because CRC is enabled, this SPI transaction must have a valid CRC code to succeed.

Write to Read Only Register

If the host tries to write to a read only register, the WRITE_TO_READ_ONLY_REGISTER bit field is asserted in the INTERFACE STATUS A register. To clear this error, write 1 to the WRITE_TO_READ_ONLY_REGISTER bit.

Partial Register Access

The PARTIAL_REGISTER_ ACCESS bit in the INTERFACE_STA-TUS_A register is set when a multibyte register is accessed for read or write partially, which means that the transaction ends before all the bytes of a multibyte register have been accessed. To clear this error, write 1 to the PARTIAL_REGISTER_ ACCESS bit.

Invalid Access

When the host tries to access an invalid register address, the REG-ISTER_ADDRESS_INVALID bit is set in the INTERFACE_STA-TUS_A register. To clear this error, write 1 to this bit.

ALERT PIN

When one of the errors listed in [Table 14](#page-38-0) is detected and its corresponding bit in the ERR_ALARM_MASK register is set to 0, the ALERT pin is asserted. This pin can be used as an interrupt line for the CPU to take action when an error condition arises.

In addition, the ALERT pin is asserted when the RESET_STATUS bit is asserted in the ERR_STATUS register. This condition is not maskable. Therefore, the RESET_STATUS bit must be cleared after initialization to use the ALERT pin. If the pin remains asserted

after clearing all the error sources, it means that there has been an error during the initialization of the device and it must be power cycled.

The ALERT pin requires a pull-up resistor that can be provided externally or internally. The chip incorporates an internal 2.5 kΩ pull-up resistor that can be enabled by setting the ALERT_ENA-BLE_PULLUP bit in the INTERFACE_CONFIG_D register.

The ALERT pin is deasserted when all the errors are cleared in their corresponding registers.

DEVICE ID

The AD3542R includes numerous registers providing silicon related information. The following registers can be used to identify that the correct chip type and version are assembled:

► CHIP_TYPE

- ► PRODUCT_ID_L
- ► PRODUCT_ID_H
- ► CHIP_GRADE
- ► SPI_REVISION
- ► VENDOR_L
- ► VENDOR_H

SUMMARY OF INTERFACE ACCESS MODES

Finding the correct SPI mode can be difficult given the number of modes and the restrictions on specific registers or memory regions. To facilitate the implementation of the driver in the CPU, a decision tree is presented in Figure 98. Figure 98 depicts how the driver must proceed depending on the configuration of the interface and the registers being accessed.

Figure 98. Register Access Modes

REGISTER SUMMARY

Register List

Table 16. Register Summary

¹ Not available in the AD3542R-12.

Detailed Register Map

Table 17. Detailed Register Summary

Table 17. Detailed Register Summary (Continued)

¹ Not available in the AD3542R-12.

INTERFACE REGISTER DETAILS

Interface Configuration A Register

Address: 0x00, Reset: 0x10, Name: INTERFACE_CONFIG_A

Interface configuration settings.

Table 18. Bit Descriptions for INTERFACE_CONFIG_A

Interface Configuration B Register

Address: 0x01, Reset: 0x08, Name: INTERFACE_CONFIG_B

Additional interface configuration settings.

Table 19. Bit Descriptions for INTERFACE_CONFIG_B

Device Configuration Register

Address: 0x02, Reset: 0x00, Name: DEVICE_CONFIG

This register is intended for compatibility with the standardized register map and it has no effect on this device.

Table 20. Bit Descriptions for DEVICE_CONFIG

Chip Type Register

Address: 0x03, Reset: 0x04, Name: CHIP_TYPE

The chip type register contains the identifier of the precision DAC family, which includes the AD3542R. This register must be used in conjunction with the product ID to uniquely identify the AD3542R.

Table 21. Bit Descriptions for CHIP_TYPE

Product ID Low Register

Address: 0x04, Reset: 0x09, Name: PRODUCT_ID_L

Low byte of the product ID.

[7:0] PRODUCT_ID[7:0] (R) -
Product Identification Number.

Table 22. Bit Descriptions for PRODUCT_ID_L

Product ID High Register

Address: 0x05, Reset: 0x40, Name: PRODUCT_ID_H

High byte of the product ID.

 $3 \quad 2$ 5 $\ddot{}$ $\mathbf{1}$ $\mathbf 0$ $\lceil 0 \rceil 1 \rceil 0 \rceil 0 \rceil 0 \rceil 0 \rceil 0$

[7:0] PRODUCT_ID[15:8] (R)
Product Identification Number.

Table 23. Bit Descriptions for PRODUCT_ID_H

Chip Grade Register

Address: 0x06, Reset: 0x05, Name: CHIP_GRADE

Identifies product variations and device revisions. The device revision refers to the version of the silicon and the device grade refers to the version of the test procedure.

Table 24. Bit Descriptions for CHIP_GRADE

Scratch Pad Register

Address: 0x0A, Reset: 0x00, Name: SCRATCH_PAD

This register has no functional purpose. It is provided to test write and read operations.

Table 25. Bit Descriptions for SCRATCH_PAD

SPI Revision Register

Address: 0x0B, Reset: 0x83, Name: SPI_REVISION

Indicates the SPI interface revision.

 $\overline{7}$ ϵ $\sqrt{5}$ $\overline{4}$ $3₂$ $\overline{1}$ $\mathbf{0}$ 100000011 $\overline{1}$

[7:0] VERSION (R) —
ADI SPI Standard Version.

Table 26. Bit Descriptions for SPI_REVISION

Vendor ID Low Register

Address: 0x0C, Reset: 0x56, Name: VENDOR_L

Low byte of the vendor ID.

 $[7:0]$ $VID[7:0]$ (R) $\overline{}$
Analog Devices Vendor ID.

Table 27. Bit Descriptions for VENDOR_L

Vendor ID High Register

Address: 0x0D, Reset: 0x04, Name: VENDOR_H

High byte of the vendor ID.

[7:0] VID[15:8] (R) ——
Analog Devices Vendor ID.

Table 28. Bit Descriptions for VENDOR_H

Stream Mode Register

Address: 0x0E, Reset: 0x00, Name: STREAM_MODE

Defines the length of the loop when streaming data.

Table 29. Bit Descriptions for STREAM_MODE

Transfer Configuration Register

Address: 0x0F, Reset: 0x00, Name: TRANSFER_REGISTER

This register configures the SPI mode used to transfer data and enables looping over the same register section when streaming data.

1: LENGTH bit field keeps the same value.

Table 30. Bit Descriptions for TRANSFER_REGISTER

Interface Configuration C Register

Address: 0x10, Reset: 0x23, Name: INTERFACE_CONFIG_C

Additional interface configuration settings.

Table 31. Bit Descriptions for INTERFACE_CONFIG_C

Table 31. Bit Descriptions for INTERFACE_CONFIG_C (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
			to write data to the entire multibyte register (entity) results in the register contents not being updated in memory, and the PARTIAL REGISTER ACCESS flag in the INTERFACE STATUS A register being set.		
			Strict access mode. Multibyte registers require all bytes to be read/ written in full to avoid the PARTIAL REGISTER ACCESS bit being flagged.		
[4:2]	RESERVED		Reserved.	0x0	R
[1:0]	CRC ENABLE B		Inverted CRC Enable. This field must be written with the complementary value of the CRC ENABLE field.	0x3	R/W
			CRC disabled.		
		10	CRC enabled.		

Interface Status A Register

Address: 0x11, Reset: 0x00, Name: INTERFACE_STATUS_A

This register flags several error conditions related to SPI communication and register addressing.

Table 32. Bit Descriptions for INTERFACE_STATUS_A

Table 32. Bit Descriptions for INTERFACE_STATUS_A (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
		0	Clock count error not detected.		
			Clock count error detected.		
4	RESERVED		Reserved.	0x0	R.
3	INVALID OR NO CRC	0	Invalid CRC or No CRC Received. This is set when the master fails to send a CRC or when the device calculates and checks the CRC and finds its value is incorrect. This error flag is write-1-to-clear (when this error flag is set, it can only be reset by writing a 1 to this bit). CRC error not detected.	0x0	R/W1C
$\overline{2}$	WRITE_TO_READ_ONLY_REGISTER	0	CRC error detected. Write to Read-Only Register Attempted. This bit indicates if the digital host attempts an SPI write to a register that contains exclusively read only fields. This error flag is write-1-to-clear (when this error flag is set, it can only be reset by writing a 1 to this bit). No error.	0x0	R/W1C
			Write to read-only register detected.		
	PARTIAL_REGISTER_ACCESS		Partial Register Access Error Flag. This bit is asserted when there are not enough bytes of data in a transaction addressed to a multibyte register. This error flag is write-1-to-clear (when this error flag is set, it can only be reset by writing a 1 to this bit).	0x0	R/W1C
		0	Partial access error not detected.		
			Partial access error detected.		
$\mathbf{0}$	REGISTER_ADDRESS_INVALID	0	Register Invalid Address Error Flag. Indicates if an SPI read or write transaction was attempted on an invalid register address. This error flag is write-1-to-clear (when this error flag is set, it can only be reset by writing a 1 to this bit). Invalid address error not detected.	0x0	R/W1C
			Invalid address error detected.		

Interface Configuration D Register

Address: 0x14, Reset: 0x04, Name: INTERFACE_CONFIG_D

This register contains miscellaneous configuration bits affecting SPI communication and electrical parameters of digital signals.

Table 33. Bit Descriptions for INTERFACE_CONFIG_D

DAC REGISTER DETAILS

Reference Configuration Register

Address: 0x15, Reset: 0x00, Name: REFERENCE_CONFIG

This register controls the source and driving of the voltage reference.

Table 34. Bit Descriptions for REFERENCE_CONFIG

Error Alarm Mask Register

Address: 0x16, Reset: 0x00, Name: ERR_ALARM_MASK

This register selects which error conditions cause the assertion of the ALERT pin.

Table 35. Bit Descriptions for ERR_ALARM_MASK

Table 35. Bit Descriptions for ERR_ALARM_MASK (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
6	REF_RANGE_ALARM_MASK		Reference Alarm Mask. When set, the user can ignore alarms due to the reference dipping below 2 V.	0x0	R/W
5	CLOCK COUNT ERR ALARM MASK		Clock Count Error Alarm Mask, When set, the user can ignore alarms due to an insufficient number of clock periods for a user write.	0x0	R/W
$\overline{4}$	MEM CRC ERR ALARM MASK		Memory CRC Error Alarm Mask. When set, the user can ignore alarms due to a memory CRC error.	0x0	R/W
3	SPI CRC ERR ALARM MASK		SPI CRC Error Alarm Mask. When set, the user can ignore alarms due to the SPI CRC checker.	0x0	R/W
$\overline{2}$	WRITE TO READ ONLY ALARM MASK		Write to Read-Only Alarm Mask. When set, the user can ignore alarms due to the user writing to a read-only register.	0x0	R/W
1	PARTIAL_REGISTER_ACCESS_ALARM_MASK		Partial Register Access Alarm Mask. When set, the user can ignore alarms due to the user not completing the write to a register.	0x0	R/W
$\mathbf{0}$	REGISTER_ADDRESS_INVALID_ALARM_MASK		Register Address Invalid Alarm Mask. When set, the user can ignore alarms due to the user writing to an invalid register address.	0x0	R/W

Error Status Register

Address: 0x17, Reset: 0x01, Name: ERR_STATUS

This register signals a combination of errors in the analog and digital domains. All the bits are sticky and can be cleared by writing 1.

Table 36. Bit Descriptions for ERR_STATUS

Table 36. Bit Descriptions for ERR_STATUS (Continued)

Power-Down Configuration Register

Address: 0x18, Reset: 0x00, Name: POWERDOWN_CONFIG

This register controls the individual power-down of the DAC channels.

Table 37. Bit Descriptions for POWERDOWN_CONFIG

Address: 0x19, Reset: 0x00, Name: CH0_CH1_OUTPUT_RANGE

This register sets the output range of the DAC channels to one of the preconfigured ranges listed in [Table 8.](#page-26-0) In addition to setting this register, the corresponding $R_{FR}x$ y resistor must be connected to obtain the expected result.

Table 38. Bit Descriptions for CH0_CH1_OUTPUT_RANGE

Hardware LDAC Mask Register, Fast Mode

Address: 0x28, Reset: 0x00, Name: HW_LDAC_16B

This register controls the masking of the external LDAC signal to latch data into each of the DAC channels.

Table 39. Bit Descriptions for HW_LDAC_16B

Table 39. Bit Descriptions for HW_LDAC_16B (Continued)

Bits	Bit Name	Settings	Description	Reset	Access
			LDAC signal masked for Channel 1. DAC register is not updated when LDAC is asserted.		
0	HW LDAC MASK CH0		Hardware LDAC Mask for Channel 0. This bit controls the latching of data into the DAC register when the LDAC signal is asserted.	0x0	R/W
			Data is latched in DAC Register 0 when the LDAC pin is asserted.		
			LDAC signal masked for Channel 0. DAC register is not updated when LDAC is asserted.		

DAC Register for Channel 0, Fast Mode

Address: 0x29, Reset: 0x0000, Name: CH0_DAC_16B

This register contains the data currently played on DAC Channel 0.

15 14 13 12 11 10 9 8 7 $\bf{6}$ $5 - 4$ $\overline{\mathbf{2}}$ 0000000000000000000

[15:0] DAC_DATA0 (R/W)
Channel 0 DAC Data.

Table 40. Bit Descriptions for CH0_DAC_16B

DAC Register for Channel 1, Fast Mode

Address: 0x2B, Reset: 0x0000, Name: CH1_DAC_16B

This register contains the data currently played on DAC Channel 1.

[15:0] DAC_DATA1 (R/W) Channel 1 DAC Data.

Table 41. Bit Descriptions for CH1_DAC_16B

DAC Page Register, Fast Mode

Address: 0x2D, Reset: 0x0000, Name: DAC_PAGE_16B

This register is used to write data to one or both channels according to the configuration of the SEL CHx bits in the CH_SELECT_16B register. It can be used to write both channels simultaneously without using the LDAC signal.

Table 42. Bit Descriptions for DAC_PAGE_16B

Channel Select for Page Registers, Fast Mode

Address: 0x2F, Reset: 0x00, Name: CH_SELECT_16B

This register selects which channel registers are updated following a write to the DAC_PAGE_16B or INPUT_PAGE_16B registers.

Table 43. Bit Descriptions for CH_SELECT_16B

Input Page Register, Fast Mode

Address: 0x30, Reset: 0x0000, Name: INPUT_PAGE_16B

This register is used to write data to one or both DAC input registers according to the configuration of the SEL CHx bits in the CH SE-LECT 16B register.

[15:0] INPUT_PAGE (R/W)
Input Page Data.

Table 44. Bit Descriptions for INPUT_PAGE_16B

Software LDAC Register, Fast Mode

Address: 0x32, Reset: 0x00, Name: SW_LDAC_16B

This register is used to trigger a data transfer between the input registers and the DAC registers. It is the software equivalent of pulsing the LDAC line low.

Table 45. Bit Descriptions for SW_LDAC_16B

Input Register for Channel 0, Fast Mode

Address: 0x33, Reset: 0x0000, Name: CH0_INPUT_16B

This register contains the data to be transferred to the DAC register using one of the various trigger options, hardware LDAC, software LDAC, or automatic transfer.

15 14 13 12 11 10 9 8 7 $6\quad 5\quad 4$ $\overline{2}$ $\overline{}$ 3 000000000000000000 [15:0] INPUT_DATA0 (R/W)

Channel 0 Input Data.

Table 46. Bit Descriptions for CH0_INPUT_16B

Input Register for Channel 1, Fast Mode

Address: 0x35, Reset: 0x0000, Name: CH1_INPUT_16B

This register contains the data to be transferred to the DAC register using one of the various trigger options, hardware LDAC, software LDAC, or automatic transfer.

15 14 13 12 11 10 9 $\overline{7}$ \bullet $\overline{6}$ $\mathbf{5}$ \overline{A} $\overline{\mathbf{3}}$ $\overline{2}$ $\mathbf{0}$ $\sqrt{0}$ 0 0 0 $\boxed{\circ}$ 0 0 $0⁰$

[15:0] INPUT_DATA1 (R/W) Channel 1 Input Data.

Table 47. Bit Descriptions for CH1_INPUT_16B

Hardware LDAC Mask Register, Precision Mode

Address: 0x37, Reset: 0x00, Name: HW_LDAC_24B

This register controls the masking of the external **LDAC** signal to latch data into each of the DAC channels.

Table 48. Bit Descriptions for HW_LDAC_24B

DAC Register for Channel 0, Precision Mode

Address: 0x38, Reset: 0x000000, Name: CH0_DAC_24B

This register contains the data currently played on DAC Channel 0.

Table 49. Bit Descriptions for CH0_DAC_24B

DAC Register for Channel 1, Precision Mode

Address: 0x3B, Reset: 0x000000, Name: CH1_DAC_24B

This register contains the data currently played on DAC Channel 1.

23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 $\mathbf{7}$ $\overline{}$ $\,$ 5 $\bf{3}$ $\overline{\mathbf{2}}$ $|0|0|0|0|$ $\pmb{\mathsf{o}}$ $|0|0|0|$

[23:8] DAC_DATA1 (R/W) Channel 1 DAC Data.

[7:0] RESERVED

Table 50. Bit Descriptions for CH1_DAC_24B

DAC Page Register, Precision Mode

Address: 0x3E, Reset: 0x000000, Name: DAC_PAGE_24B

This register is used to write data to one or both channels according to the configuration of the SEL CHx bits in the CH_SELECT_24B register. It can be used to write both channels simultaneously without using the LDAC signal.

Table 51. Bit Descriptions for DAC_PAGE_24B

Channel Select for Page Registers, Precision Mode

Address: 0x41, Reset: 0x00, Name: CH_SELECT_24B

This register selects which channel registers are updated following a write to the DAC_PAGE_24B or INPUT_PAGE_24B registers.

Table 52. Bit Descriptions for CH_SELECT_24B (Continued)

Input Page Register, Precision Mode

Address: 0x42, Reset: 0x000000, Name: INPUT_PAGE_24B

This register is used to write data to one or both DAC input registers according to the configuration of the SEL CHx bits in the CH_SE-LECT_24B register.

Table 53. Bit Descriptions for INPUT_PAGE_24B

Software LDAC Register, Precision Mode

Address: 0x45, Reset: 0x00, Name: SW_LDAC_24B

This register is used to trigger a data transfer between the input registers and the DAC registers. It is the software equivalent of pulsing the LDAC line low.

Table 54. Bit Descriptions for SW_LDAC_24B

Input Register for Channel 0, Precision Mode

Address: 0x46, Reset: 0x000000, Name: CH0_INPUT_24B

This register contains the data to be transferred to the DAC register using one of the various trigger options, hardware LDAC, software LDAC, or automatic transfer.

[23:8] INPUT_DATA0 (R/W)
Channel 0 Input Data.

[7:0] RESERVED

Table 55. Bit Descriptions for CH0_INPUT_24B

Input Register for Channel 1, Precision Mode

Address: 0x49, Reset: 0x000000, Name: CH1_INPUT_24B

This register contains the data to be transferred to the DAC register using one of the various trigger options, hardware LDAC, software LDAC, or automatic transfer.

Table 56. Bit Descriptions for CH1_INPUT_24B

APPLICATIONS INFORMATION

POWER SUPPLY RECOMMENDATIONS

The AD3542R does not have any restriction for power supply sequencing. The chip incorporates a power monitor for AV_{DD} and DV_{DD} that releases the internal reset when both rails are within specification. Nevertheless, the recommended sequence to turn on the supply rails is GND, AV_{DD} , DV_{DD} , V_{LOGIC} because it minimizes the power-up glitch. PV_{DD} and PV_{SS} are independent of the three previous supplies and can be switched on at any time. A small glitch (<100 mV) appears when PV_{DD} reaches 2 V.

It is recommended to connect AGND and DGND together and have a single solid ground plane.

 AV_{DD} has a constant power consumption that is independent of the update rate. The main caution for this rail is ensuring that noise level is low in the high frequencies, where AC PSRR is lower.

 DV_{DD} has a variable power consumption that depends on the update rate and the SPI bus mode. Dynamic current has fast variations that cause the rail to be noisy. If DV_{DD} is derived from AV_{DD} , a filter is recommended in addition to the LDO to completely remove the effect on the DAC output.

 V_{LOGIC} has very low current demand that depends on the SPI bus mode and clock rate. Power consumption is maximum in readout operations in dual SPI mode.

The recommended decoupling for the supply rails and the analog lines is shown in Figure 99.

Figure 99. Recommended Application Circuit

The decoupling capacitors on CV_{REF} can be adjusted to achieve the desired trade-off between noise corner frequency and power-up glitch amplitude.

The C_{FB} 0 and C_{FB} 1 capacitors are used to adjust the bandwidth of the internal TIA to achieve the optimal step response with the minimum overshoot.

Use capacitors with NP0 dielectric for the feedback capacitors and any other capacitors on the path of the output voltage to avoid the derating caused by low frequency voltage variations. The decoupling capacitors for the supply rails and CV_{RFF} can use materials with high dielectric constant because the voltage on these lines is constant.

LAYOUT GUIDELINES

The pin configuration of the AD3542R, shown in [Figure 10](#page-10-0), is arranged in a way that facilitates the layout of the [EVAL-AD3542R.](https://wiki.analog.com/resources/eval/user-guides/dac/eval-ad3542r) Most digital high speed lines are located on one side of the chip, with the analog functions of the DAC symmetrically distributed along the other three sides. This arrangement allows routing the digital lines straight away from the analog functions, leaving space for analog parts to be placed around the other three sides, as shown in Figure 100.

Figure 100. EVAL-AD3542R Component Arrangement and Layout

The following list is a few recommendations to observe to obtain the best performance:

- ► Keep the C_{FB}x capacitors close to the AD3542R with short traces to minimize noise pickup because it is connected to a high impedance node internally.
- ► Keep switching regulators and fast dV/dt signals away from the feedback loops of the DAC. Any μA induced on these lines becomes a mV at the output of the DAC.
- ► Do not overlap analog and digital signals. If a crossing cannot be avoided, it must be done at 45° or 90°.
- ► Route digital lines using traces with a constant characteristic impedance to avoid signal integrity problems that result in timing violations in DDR mode and crosstalk between signals. The traces must have a continuous ground plane in an adjacent layer. When changing layers, ensure that the destination layer is referred to another ground plane and the traces have the same characteristic impedance. Place a via connecting both ground planes near the via of the digital line. If the destination layer is referred to a power plane, it must be continuous along the path of the line and a decoupling capacitor between power and ground must be placed close to the via of the digital line.

OUTLINE DIMENSIONS

Figure 101. 28-Lead Lead Frame Chip Package [LFCSP] 4 mm × 4 mm Body and 0.95 mm Package Height (CP-28-15) Dimensions shown in millimeters

Updated: March 29, 2023

ORDERING GUIDE

 $1 Z$ = RoHS Compliant Part.

EVALUATION BOARDS

 $1 Z =$ RoHS Compliant Part.

