

# IRF3709ZCSPbF

# IRF3709ZCLPbF

## Applications


- High Frequency Synchronous Buck Converters for Computer Processor Power
- Lead-Free

HEXFET® Power MOSFET

<b>V<sub>DSS</sub></b>	<b>R<sub>DS(on)</sub> max</b>	<b>Q<sub>g</sub></b>
<b>30V</b>	<b>6.3mΩ</b>	<b>17nC</b>

## Benefits

- Low R<sub>DS(on)</sub> at 4.5V V<sub>GS</sub>
- Low Gate Charge
- Fully Characterized Avalanche Voltage and Current



## Absolute Maximum Ratings

	Parameter	Max.	Units
V <sub>DS</sub>	Drain-to-Source Voltage	30	V
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	87⑥	A
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	62⑥	
I <sub>DM</sub>	Pulsed Drain Current ①	350	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Maximum Power Dissipation	79	W
P <sub>D</sub> @ T <sub>C</sub> = 100°C	Maximum Power Dissipation	40	
	Linear Derating Factor	0.53	W/°C
T <sub>J</sub>	Operating Junction and	-55 to + 175	°C
T <sub>STG</sub>	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

## Thermal Resistance

	Parameter	Typ.	Max.	Units
R <sub>0JC</sub>	Junction-to-Case ⑦	—	1.89	°C/W
R <sub>0JA</sub>	Junction-to-Ambient (PCB Mount) ⑤	—	40	

Notes ① through ⑦ are on page 11

# IRF3709ZCS/LPbF

International  
Rectifier

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.021	—	mV/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	5.0	6.3	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 21\text{A}$ ③
		—	6.2	7.8		$V_{GS} = 4.5V, I_D = 17\text{A}$ ③
$V_{GS(th)}$	Gate Threshold Voltage	1.35	—	2.25	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-5.5	—	mV/ $^\circ\text{C}$	
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	1.0	$\mu\text{A}$	$V_{DS} = 24V, V_{GS} = 0V$
		—	—	150	$\mu\text{A}$	$V_{DS} = 24V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{GS} = -20V$
$g_{fs}$	Forward Transconductance	88	—	—	S	$V_{DS} = 15V, I_D = 17\text{A}$
$Q_g$	Total Gate Charge	—	17	26	nC	$V_{DS} = 15V$ $V_{GS} = 4.5V$ $I_D = 17\text{A}$ See Fig. 14a&b
$Q_{gs1}$	Pre-Vth Gate-to-Source Charge	—	4.4	—		
$Q_{gs2}$	Post-Vth Gate-to-Source Charge	—	1.7	—		
$Q_{gd}$	Gate-to-Drain Charge	—	6.0	—		
$Q_{godr}$	Gate Charge Overdrive	—	4.9	—		
$Q_{sw}$	Switch Charge ( $Q_{gs2} + Q_{gd}$ )	—	7.7	—	nC	$V_{DS} = 16V, V_{GS} = 0V$ $V_{DD} = 15V, V_{GS} = 4.5V$ ③
$Q_{oss}$	Output Charge	—	11	—		
$t_{d(on)}$	Turn-On Delay Time	—	13	—		
$t_r$	Rise Time	—	41	—		
$t_{d(off)}$	Turn-Off Delay Time	—	16	—	ns	$I_D = 17\text{A}$ Clamped Inductive Load
$t_f$	Fall Time	—	4.7	—		
$C_{iss}$	Input Capacitance	—	2130	—	pF	$V_{GS} = 0V$ $V_{DS} = 15V$ $f = 1.0\text{MHz}$
$C_{oss}$	Output Capacitance	—	450	—		
$C_{rss}$	Reverse Transfer Capacitance	—	220	—		


## Avalanche Characteristics

	Parameter	Typ.	Max.	Units
$E_{AS}$	Single Pulse Avalanche Energy ②	—	60	mJ
$I_{AR}$	Avalanche Current ①	—	17	A
$E_{AR}$	Repetitive Avalanche Energy ①	—	7.9	mJ


## Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_s$	Continuous Source Current (Body Diode)	—	—	87⑥	A	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ①	—	—	350		
$V_{SD}$	Diode Forward Voltage	—	—	1.0	V	$T_J = 25^\circ\text{C}, I_S = 17\text{A}, V_{GS} = 0V$ ③
$t_{rr}$	Reverse Recovery Time	—	16	24	ns	$T_J = 25^\circ\text{C}, I_F = 17\text{A}, V_{DD} = 15V$ $dI/dt = 100\text{A}/\mu\text{s}$ ③
$Q_{rr}$	Reverse Recovery Charge	—	6.2	9.3	nC	


## IRF3709ZCS/LPbF




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
vs. Temperature

# IRF3709ZCS/LPbF


International  
**IR** Rectifier




**Fig 5.** Typical Capacitance vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current vs.  
Case Temperature



**Fig 10.** Threshold Voltage vs. Temperature



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRF3709ZCS/LPbF

International  
Rectifier




Fig 12. On-Resistance vs. Drain Current




Fig 13. On-Resistance vs. Gate Voltage




Fig 14a&b. Basic Gate Charge Test Circuit and Waveform




Fig 15a&b. Unclamped Inductive Test circuit and Waveforms







Fig 16. Maximum Avalanche Energy vs. Drain Current



**Fig 17.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs



**Fig 18a.** Switching Time Test Circuit



**Fig 18b.** Switching Time Waveforms

# IRF3709ZCS/LPbF

International  
**IR** Rectifier

## Power MOSFET Selection for Non-Isolated DC/DC Converters

### Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the  $R_{ds(on)}$  of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$\begin{aligned} P_{loss} &= \left( I_{rms}^2 \times R_{ds(on)} \right) \\ &+ \left( I \times \frac{Q_{gd}}{i_g} \times V_{in} \times f \right) + \left( I \times \frac{Q_{gs2}}{i_g} \times V_{in} \times f \right) \\ &+ \left( Q_g \times V_g \times f \right) \\ &+ \left( \frac{Q_{oss}}{2} \times V_{in} \times f \right) \end{aligned}$$

This simplified loss equation includes the terms  $Q_{gs2}$  and  $Q_{oss}$  which are new to Power MOSFET data sheets.

$Q_{gs2}$  is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements,  $Q_{gs1}$  and  $Q_{gs2}$ , can be seen from Fig 16.

$Q_{gs2}$  indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to  $I_{dmax}$  at which time the drain voltage begins to change. Minimizing  $Q_{gs2}$  is a critical factor in reducing switching losses in Q1.

$Q_{oss}$  is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how  $Q_{oss}$  is formed by the parallel combination of the voltage dependant (non-linear) capacitance's  $C_{ds}$  and  $C_{dg}$  when multiplied by the power supply input buss voltage.

### Synchronous FET

The power loss equation for Q2 is approximated by;

$$\begin{aligned} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left( I_{rms}^2 \times R_{ds(on)} \right) \\ &+ \left( Q_g \times V_g \times f \right) \\ &+ \left( \frac{Q_{oss}}{2} \times V_{in} \times f \right) + \left( Q_{rr} \times V_{in} \times f \right) \end{aligned}$$

\*dissipated primarily in Q1.

For the synchronous MOSFET Q2,  $R_{ds(on)}$  is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge  $Q_{oss}$  and reverse recovery charge  $Q_{rr}$  both generate losses that are transferred to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to  $Cdv/dt$  turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and  $V_{in}$ . As Q1 turns on and off there is a rate of change of drain voltage  $dV/dt$  which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current. The ratio of  $Q_{gd}/Q_{gs1}$  must be minimized to reduce the potential for  $Cdv/dt$  turn on.





Figure A:  $Q_{oss}$  Characteristic

## D<sup>2</sup>Pak Package Outline

Dimensions are shown in millimeters (inches)



SYM BO L	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	4.06	4.83	.160	.190		
A1		0.127		.005		
b	0.51	0.99	.020	.039		
b1	0.51	0.89	.020	.035	4	
b2	1.14	1.40	.045	.055		
c	0.43	0.63	.017	.025		
c1	0.38	0.74	.015	.029	4	
c2	1.14	1.40	.045	.055		
D	8.51	9.65	.335	.380	3	
D1	5.33		.210			
E	9.65	10.67	.380	.420	3	
E1	6.22		.245			
e	2.54	BSC	.100	BSC		
L	14.61	15.88	.575	.625		
L1	1.78	2.79	.070	.110		
L2		1.65		.065		
L3	1.27	1.78	.050	.070		
L4	0.25	BSC	.010	BSC		
m	17.78		.700			
m1	8.89		.350			
n	11.43		.450			
o	2.08		.082			
p	3.81		.150			
θ	90°	93°	90°	93°		

### LEAD ASSIGNMENTS

#### HEXFET IGBTs CoPACK

1. GATE 1. GATE +  
2. DRAIN 2. COLLECTOR 2. CATHODE  
3. SOURCE 3. Emitter 3. ANODE


\* PART DEPENDENT.

- NOTES:  
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994  
 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]  
 3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.  
 △ DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.  
 5. CONTROLLING DIMENSION: INCH.


## D<sup>2</sup>Pak Part Marking Information (Lead-Free)

EXAMPLE: THIS IS AN IRF530S WITH  
LOT CODE 8024  
ASSEMBLED ON WW 02, 2000  
IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line  
position indicates "Lead-Free"




OR



# IRF3709ZCS/LPbF

International  
**IR** Rectifier


## TO-262 Package Outline




## TO-262 Part Marking Information

EXAMPLE: THIS IS AN IRL3103L  
LOT CODE 1789  
ASSEMBLED ON WW 19, 1997  
IN THE ASSEMBLY LINE "C"


Note: "P" in assembly line position indicates "Lead-Free"



OR



## D<sup>2</sup>Pak Tape & Reel Infomation



### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.42\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 17\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④  $C_{oss}$  eff. is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑤ This is applied to D<sup>2</sup>Pak, when mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ⑥ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 42A.
- ⑦  $R_\theta$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Consumer market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903  
Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 7/04

Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>