

## 3MHz 4A High Efficiency Step-Down Converter with I<sup>2</sup>C Interface

### General Description

The RT8092 is a Peak-Current Mode Pulse-Width-Modulated (PWM) step-down DC/DC converter with I<sup>2</sup>C control interface. Capable of delivering 4A continuing output current over a wide input voltage range from 2.5V to 5.5V, the RT8092 is ideally suited for portable electronic devices that are powered from 1-cell Li-ion battery or from other power sources within the range such as cellular phones, PDAs and handy-terminals.

Internal synchronous rectifier with low R<sub>DS(ON)</sub> dramatically reduces conduction loss at PWM mode. No external Schottky barrier diode is required in practical application. The RT8092 enters low-dropout mode when normal PWM cannot provide regulated output voltage by continuously turning on the upper P-MOSFET. The RT8092 enters shut-down mode and consumes less than 5μA when the EN pin is pulled low. The switching ripple is easily smoothed-out by small package filtering elements due to a fixed operation frequency of 3MHz. The small WL-CSP-15B 1.2x2 (BSC) and WQFN-14L 3.5x3.5 packages are ideal for small PCB area applications.

To increase battery life time, the RT8092 provides low power mode with I<sub>Q</sub> < 15μA in standby and light-load applications. The RT8092 also includes Dynamic Voltage Scaling (DVS) for system low power applications.


The I<sup>2</sup>C interface let the RT8092 controllable flexibly to

select V<sub>OUT</sub> voltage level, peak current limit level, PWM control mode, and so on. Other features include soft-start, auto discharge, lower internal reference voltage, over-temperature, and over-current protection.

### Features

- **2.5V to 5.5V Input Range**
- **Low Operation Quiescent Current**
  - ▶ Normal Mode I<sub>Q</sub> < 60μA
  - ▶ Low Power Mode I<sub>Q</sub> < 15μA
- **Output range From 0.7V to 5.5V**
  - ▶ Bank 1 : 0.7V to 1.4V
  - ▶ Bank 2 : 1.2V to 2.8V
  - ▶ Bank 3 : 2.4V to 5.5V
  - ▶ The Default Value is 2.8V (VSEL = High) and 1V (VSEL = Low)
- **4A Continuing Output Current**
- **Support DVS in the Same Bank**
  - ▶ V<sub>OUT</sub> Adjusting Range (max, min) is Settable
- **High Efficiency**
  - ▶ 90% at 5V → 2.8V with 1.5A Load
- **3MHz Fixed-Frequency PWM Operation**
  - ▶ Auto-PSM/PWM or Force-PWM Selectable
- **Support Remote Ground Sensing for Accurate Output Voltage**
- **Dedicated Hardware Pin to Immediately Switch Nominal Output Voltage Setting**

### Simplified Application Circuit



- Output Discharging when Turning Off
- Over-Current Protection
  - OC Level Settable
- Over-Temperature Protection
- Integrated Soft-Start Function
- Enabling Control by Enable Pin and I<sup>2</sup>C Register Setting by Software
- I<sup>2</sup>C Interface
  - I<sup>2</sup>C Communication Allowed Even in Off-State (EN = L)
  - Support Fast Mode (400kbps)
  - Registers Setting Retained in Off-State (EN = L)
- RoHS Compliant and Halogen Free


## Applications

- Cellular Telephones
- Personal Information Appliances
- Wireless and DSL Modems
- MP3 Players
- Portable Instruments

## Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

## Ordering Information



Note :

Richtek products are :


- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

## Product Name List


VSEL Option	VSEL_High (V)	VSEL_Low (V)	Package
JC	1.8	1.2	WL-CSP-15B 1.2x2 (BSC)
UR	2.8	2.5	
WA	3.0	1.0	
XY	0.9	0.8	WQFN-14L 3.5x3.5
BA	1.1	1.0	
BC	1.1	1.2	
DC	1.3	1.2	
ZA	0.7	1	

Pin Configuration

(TOP VIEW)



WL-CSP-15B 1.2x2 (BSC)




WQFN-14L 3.5x3.5

Functional Pin Description

Pin No.		Pin Name	Pin Function
WL-CSP-15B 1.2x2 (BSC)	WQFN-14L 3.5x3.5		
A1, B1	7, 8	PVIN	Power input. Input capacitor C <sub>IN</sub> must be placed as close to IC as possible.
A2, B2	10, 11	LX	Switch node.
A3, B3, C3	--	PGND	Power ground.
C1	--	AGND	Analog ground.
C2	13	SDA	I <sup>2</sup> C interface data input.
D1	6	AVDD	Analog and I <sup>2</sup> C interface power input.
D2	2	SCL	I <sup>2</sup> C interface clock input.
D3	14	VSEL	Nominal VOUT setting select input pin. VSEL = Low selects {0x11.ENSEL0, 0x11.VoutSEL0[6:0], 0x14.PWM0}. VSEL = High selects {0x10.ENSEL1, 0x10.VoutSEL1[6:0], 0x14.PWM1}.
E1	4	VOUT	Step-down converter output voltage sense input.
E2	3	GNDR	Remote ground sense input.
E3	1	EN	Enable control input. The IC enable control pin turns on the step-down converter if the internal register ENSEL bit = 1. If ENSEL = 0, EN goes high still cannot enable step-down converter. The EN pin includes an internal pull-down current about 1μA. When the IC protection occurs and the IC is latched in shutdown state, toggling EN or re-power AVDD can reset the latch state.
--	5, 9	NC	No internal connection.
--	12, 15 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.

Functional Block Diagram



## Operation

The RT8092 is a low voltage synchronous step-down converter that can support the input voltage range from 2.5V to 5.5V and can deliver up to 4 A at an I<sup>2</sup>C selectable voltage ranging from 0.7V to 5.5V, distributed into 3 banks of output voltages. The converter can operate in auto mode or forced PWM mode. Operating modes and output voltage can be selected via I<sup>2</sup>C.

By adapting current mode architecture, converter decides its switching duty by inductor current sense information, compensation ramp and error amplifier output. The converter turns on the high-side P-MOSFET whenever the raising edge of the switching clock. After the decided duty time, the high-side P-MOSFET will be turned off and the low-side N-MOSFET will be turned on until the next frequency clock raising in forced PWM mode or turn off by ZC (Zero Current Detection) in auto mode. The error amplifier may adjust its output, COMP, with selected voltage reference and output feedback voltage information. Different selection of voltage reference and different loading at output node regulate the required COMP voltage, which regulates the output voltage.

### VSEL Function for Immediately Voltage Change

To address different performance operating points and startup conditions, the device offers two output voltage / mode presets, which can be chosen via a dedicated VSEL pin. This allows simple and zero latency output voltage transition.

### Operating Mode Selection

The converter can operate in auto mode or forced PWM mode. It can be selected by programming register 0x14.PWM0 for VSEL = Low or 0x14. PWM1 for VSEL = High. If auto mode is selected, the converter automatically switches the operation mode between PWM and PSM according to the load conditions. If forced PWM mode is selected, the converter works only in PWM mode.

### PWM (Pulse Width Modulation) Operating Mode

The converter operates in PWM (Pulse Width Modulation) mode from medium to heavy load. In PWM mode, the converter operates with its nominal switching frequency

of 3MHz, and adapts its duty cycle to regulate the desired output voltage. In this mode, the inductor current is in CCM (Continuous Current Mode) and the voltage is regulated by PWM.

### Forced PWM (FPWM) Operating Mode

If forced PWM mode is selected, the converter works only in PWM mode, and disables the transition from PWM to PSM as the load decreases. The advantage of forced PWM is that the switching frequency is fixed to 3MHz, and thus it is easy for EMI immunity design. The disadvantage is that the efficiency at light load is poor due to the negative inductor current.

### Pulse Skipping Modulation (PSM) Operating Mode

When in forced PWM operating mode without output current loading, half of FPWM inductor current is negative to balance total average zero output current. If that negative inductor current can be saved, the efficiency will be improved strongly. PSM is one Buck operation mode with zero inductor current detection. Whenever zero current occurs, the low-side N-MOSFET is turned off immediately and the resident power is saved into output capacitor (store energy in higher V<sub>OUT</sub>). Then, the converter skips internal synchronous clock and keeps sleep-state until output voltage is discharged to below its target value. Once skips occur, the power MOSFETs of converter are turned off and lots of sub-block circuits are in sleep state to save quiescent consumption. If the output loading is increasing, the discharge time is shortened, i.e. the switching frequency depends on the output loading. The switch frequency is decayed from 3MHz; the lighter output loading, the lower switch frequency. As a result, the PSM V<sub>OUT</sub> ripple will be slightly larger than the FPWM but the PSM gains significant efficiency improvement.

### Auto-Zero Current Detector

The Auto-Zero Current (AZC) detector circuit senses the LX waveform to adjust the inductor zero current threshold voltage automatically. In traditional trimmed zero current detectors, the zero current threshold changes due to V<sub>IN</sub> / V<sub>OUT</sub> variation. This will degrade efficiency due to

the extra power consumption by body diode or negative inductor current. With regard to this defect, AZC adjusts current threshold continuously when the RT8092 is operating. With AZC circuit, the RT8092 could avoid negative current in PSM mode and could achieve higher efficiency performance.

### Minimum Peak Current

Minimum peak current is an evolution version from minimum on time. Rather than fixed minimum on time, minimum peak current produces the “effective minimum on time” which can be adjusted according to  $V_{IN}/V_{OUT}$  condition.

$$T_{ON} = \frac{L}{V_{IN} - V_{OUT}} \times I_{MIN\_Peak}$$

It's an advantage not to provide too much energy at low duty; also, not to provide too less energy at high duty. When the converter is in PSM operation, every time pulse skip duration finishes, the converter provides current energy for output loading by turning on P-MOSFET until inductor current achieves minimum peak current.

### Low Power Mode (LPM)

The RT8092 provides Low Power Mode (LPM) to save more quiescent consumption. With maximum output current ability, 1mA, LPM enhances the efficiency at load below 100 $\mu$ A, more than the Pulse Skipping Mode (PSM) does. This extremely efficiency improvement can extend battery life, especially in stand-by mode of hand held products.

### Enabling

The converter can be enabled or disabled by IC pin, EN. For more flexibility, users can turn on/off the converter by I<sup>2</sup>C programming. There are ENSEL register bit located in register 0x10.ENSEL1 and 0x11.ENSEL0 to control internal enable signal for both VSEL selection high/low.

### Dynamic Voltage Scaling (DVS)

Users can select required output voltage bank and preferred output voltage by I<sup>2</sup>C programming. When output voltage is changed, the RT8092 provides Dynamic Voltage Scaling (DVS) skill to prevent any undershoot or overshoot when output voltage transition. The DVS means to adjust one

reference voltage into another reference voltage in steps smoothly. The slew rate of the internal reference voltage is around 3mV / 10 $\mu$ s. Please note DVS function is only available in the same output voltage bank.

### Remote Ground Sensing

The RT8092 can deliver output current up to 4A. Inevitably, there is voltage drops due to the routing trace resistance between output node and chip location, especially at heavy load. Also, voltage drops exist in ground trace. Remote ground sensing pin, GNDR, can tell the converter the lost drops to compensate to the correct and accuracy voltage level.

### Active Output Discharge

To make sure that no residual voltage remains in the power supply rail, an active discharge path can ground the output voltage. The output gets discharged by the LX pin with a typical discharge resistor when the device shuts down.

### Power Good

When the output voltage is higher than Power Good rising threshold, register 0x01 SEN\_PG will be high. Users can read the register to check power state.


### Under-Voltage Lockout (UVLO)

The UVLO continuously monitors the PVIN voltage to make sure the device works properly. When the PVIN is high enough to reach the UVLO high raising threshold voltage, 2.4V, the converter softly starts. When the PVIN decreases to its UVLO low threshold voltage, 2.3V, the device shuts down. The event is recorded in register 0x18.PVIN\_UVLO. The record can be reset by I<sup>2</sup>C interface or automatically reset by re-power-on AVDD.

### Output Under-Voltage Protection (UVP)

When the output voltage is lower than UVP threshold (~50% of nominal target) after soft-start, the UVP is triggered. The converter will be latched and the output voltage will no longer be regulated during UVP latched state. Re-power-on input voltage or EN pin can unlatch the protection state. Using I<sup>2</sup>C to shut down the system and then re-enable it will also unlatch UVP function. The event is recorded in register 0x18.SCP. The record can

be reset by I<sup>2</sup>C interface or automatically reset by re-power-on AVDD.



**Over-Current Protection (OCP)**

The converter senses the current signal when the high-side P-MOSFET turns on. As a result, the OCP is cycle-by-cycle current limitation. If the OCP occurs, the converter holds off the next on pulse until inductor current drops below the OCP limit. The event is recorded in register 0x18.OCP. The record can be reset by I<sup>2</sup>C interface or automatically reset by re-power-on AVDD. The OCP level can be set with 0x16.IPEAK[1:0].

**Over-Temperature Protection (OTP)**

The converter has an over-temperature protection. When the junction temperature is higher than the thermal shutdown rising threshold, the system will be latched and the output voltage will no longer be regulated until the junction temperature drops below the falling threshold.

## Absolute Maximum Ratings (Note 1)

- Supply Input Voltage, PVIN and AVDD ----- -0.3V to 6V
- Switch Node DC Rating, LX ----- -0.3V to 6V
- EN, VOUT, SCL, SDA, VSEL Voltage ----- -0.3V to 6V
- Power Dissipation,  $P_D$  @  $T_A = 25^\circ\text{C}$ 
  - WL-CSP-15B 1.2x2 (BSC) ----- 1.92W
  - WQFN-14L 3.5x3.5 ----- 3.33W
- Package Thermal Resistance (Note 2)
  - WL-CSP-15B 1.2x2 (BSC),  $\theta_{JA}$  ----- 51.9°C/W
  - WQFN-14L 3.5x3.5,  $\theta_{JA}$  ----- 30°C/W
  - WQFN-14L 3.5x3.5,  $\theta_{JC}$  ----- 7.5°C/W
- Junction Temperature ----- 150°C
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
  - HBM (Human Body Model) ----- 2kV

## Recommended Operating Conditions (Note 4)

- Supply Input Voltage, AVDD and PVIN ----- 2.5V to 5.5V
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C
- Input Capacitance ----- 10 $\mu\text{F}$
- Output Capacitance ----- 22 $\mu\text{F}$
- Inductance ----- 0.33 $\mu\text{H}$

## Electrical Characteristics

( $V_{IN} = 3.6\text{V}$ ,  $V_{OUT} = 1\text{V}$ ,  $L = 0.33\mu\text{H}$ ,  $C_{IN} = 10\mu\text{F}$ ,  $C_{OUT} = 22\mu\text{F}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise specification)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Start-Up	$V_{IN}$	AVDD and PVIN	2.45	--	5.5	V
Input Voltage Range	$V_{IN}$	$I_{OUT} = 2\text{A}$	2.5	--	5.5	V
Quiescent Current (Normal Mode)	$I_{Q\_nor}$	$I_{OUT} = 0\text{mA}$ , no switching, LPM = 0	--	60	--	$\mu\text{A}$
Quiescent Current (Low Power Mode)	$I_{Q\_lpm}$	$I_{OUT} = 0\text{mA}$ , no switching, LPM = 1	--	--	15	$\mu\text{A}$
PVIN Quiescent Current (Normal Mode)	$I_{Q\_pvin\_nor}$	$I_{OUT} = 0\text{mA}$ , no switching, LPM = 0 measure the current of PVIN	0	2	4	$\mu\text{A}$
PVIN Quiescent Current (Low Power Mode)	$I_{Q\_pvin\_lpm}$	$I_{OUT} = 0\text{mA}$ , no switching, LPM = 1 measure the current of PVIN	0	2	4	$\mu\text{A}$
GNDR Current	$I_{GNDR}$	$I_{OUT} = 0\text{mA}$ , no switching	--	--	10	$\mu\text{A}$
Shutdown Current	$I_{SHDN}$	EN = GND	--	1	5	$\mu\text{A}$



Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Adjustable Output Range for Internal Feedback Network	V <sub>OUT</sub>	SDA = SCL = High at AVDD power on, 0x1D.VOUT_BANK[1:0] = 2'b10	1.2	--	2.8	V
Output Voltage Accuracy in Normal Mode	V <sub>OUT</sub>	V <sub>IN</sub> = 2.5V to 5.5V, 0A < I <sub>OUT</sub> < 2.7A	-2	--	2	%
Output Voltage Accuracy in Low Power Mode	V <sub>OUT</sub>	V <sub>IN</sub> ≥ V <sub>OUT</sub> + 1V, 0A < I <sub>OUT</sub> < 1mA	-5	--	5	%
P-Channel On-Resistance	R <sub>DS(ON)_P</sub>	V <sub>IN</sub> = 3.6V, I <sub>OUT</sub> = 200mA	--	40	--	mΩ
N-Channel On-Resistance	R <sub>DS(ON)_N</sub>	V <sub>IN</sub> = 3.6V, I <sub>OUT</sub> = 200mA	--	20	--	mΩ
P-Channel Current Limit	I <sub>LIM_P</sub>	0x16.IPEAK[1:0] = 2'b11	--	6.2	--	A
Under-Voltage Lockout Threshold (Falling)	UVLO_F	PVIN falling	--	2.3	--	V
UVLO Hysteresis	UVLO_Hys		--	0.1	--	V
Oscillator Frequency	f <sub>OSC</sub>	V <sub>IN</sub> = 3.6V	--	3	--	MHz
Maximum Duty Cycle			100	--	--	%
Start-Up Time	t <sub>ST</sub>	V <sub>OUT</sub> = 1V, from EN going high to 90% of nominal V <sub>OUT</sub>	--	420	--	μs
V <sub>OUT</sub> Power Good Threshold (Rising)		Nominal V <sub>OUT</sub> Ratio	--	90	--	%
Power Conversion Efficiency		5V to 2.8V and Load = 1.5A	--	90	--	%
		5V to 1V and Load = 1.5A	--	82	--	
Line Regulation			--	0.25	--	%/V
Load Regulation			--	0.25	--	%/A
Load Transient Drop		5V to 2.8V and Load Current step 1.5A in 10μs Rising Time	--	50	--	mV
Output Discharge Resistor	R <sub>OD</sub>	EN = GND, V <sub>OUT</sub> = 2.8V	--	40	--	Ω
Thermal Shutdown Threshold	T <sub>SD</sub>		--	150	--	°C
Thermal Shutdown Hysteresis	ΔT <sub>SD</sub>		--	20	--	°C
EN, VSEL Pull Low Current			--	1	--	μA
EN, VSEL Input Voltage	Logic-High		1.05	--	--	V
	Logic-Low		--	--	0.4	

## I<sup>2</sup>C for Fast Mode

(AVDD = 3.6V, T<sub>A</sub> = 25°C, unless otherwise specification)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
SDA, SCL Input Voltage	High-Level		1.2	--	--	V
	Low-Level		--	--	0.4	
<b>Fast Mode</b>						
SCL Clock Rate	f <sub>SCL</sub>		--	--	400	kHz
Hold Time (Repeated) START Condition. After this Period, the First Clock Pulse is Generated	t <sub>HD;STA</sub>		0.6	--	--	μs
LOW Period of the SCL Clock	t <sub>LOW</sub>		1.3	--	--	μs
HIGH Period of the SCL Clock	t <sub>HIGH</sub>		0.6	--	--	μs
Set-Up Time for a Repeated START Condition	t <sub>SU;STA</sub>		0.6	--	--	μs
Data Hold Time	t <sub>HD;DAT</sub>		0	--	0.9	μs
Data Set-Up Time	t <sub>SU;DAT</sub>		100	--	--	ns
Set-Up Time for STOP Condition	t <sub>SU;STO</sub>		0.6	--	--	μs
Bus Free Time between a STOP and START Condition	t <sub>BUF</sub>		1.3	--	--	μs
Rising Time of both SDA and SCL Signals	t <sub>r</sub>		20	--	300	ns
Falling Time of both SDA and SCL Signals	t <sub>f</sub>		20	--	300	ns
SDA and SCL Output Low Sink Current	I <sub>OL</sub>	SDA or SCL Voltage = 0.4V	2	--	--	mA

**Note 1.** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.** θ<sub>JA</sub> is measured under natural convection (still air) at T<sub>A</sub> = 25°C with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ<sub>JC</sub> is measured at the exposed pad of the package.

**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.

**Typical Application Circuit**




Figure 1. Typical Application Circuit for I<sup>2</sup>C Control for CSP Package




Figure 2. Typical Application Circuit for Internal Resistor Control without I<sup>2</sup>C for CSP Package




Figure 3. Typical Application Circuit for I<sup>2</sup>C Control for WQFN Package






Figure 4. Typical Application Circuit for Internal Resistor Control without I<sup>2</sup>C for WQFN Package

**Typical Operating Characteristics**


**Buck Efficiency vs. Output Current**




**Buck Efficiency vs. Output Current**




**Buck Output Voltage vs. Output Current**




**Buck Output Voltage vs. Output Current**




**Buck Output Voltage vs. Input Voltage**




**Buck Output Voltage vs. Input Voltage**




Buck Output Voltage Ripple




Buck Output Voltage Ripple




Buck Output Voltage Ripple




Buck Output Voltage Ripple



Buck Load Transient Response



Buck Load Transient Response



## Application Information

*Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and to ensure the functional suitability of their components and systems.*

The basic RT8092 application circuit is shown in Typical Application Circuit, and below sections will illustrate the inductor and capacitor selection.

### Inductor Selection

The inductor value and operating frequency determine the current ripple according to a specific input and output voltage. The ripple current,  $\Delta I_L$ , increases with higher  $V_{IN}$  and decreases with higher inductance, as shown in equation below :

$$\Delta I_L = \frac{1}{f} \times \frac{V_{OUT}}{V_{IN}} \times \frac{V_{IN} - V_{OUT}}{L}$$

where f is the switch frequency and L is the inductance.

Having a lower ripple current reduces not only the ESR losses in the output capacitors, but also the output voltage ripple. Higher operating frequency combined with smaller ripple current is necessary to achieve high efficiency. The largest ripple current occurs at the highest  $V_{IN}$ . To guarantee that the ripple current stays below the specified  $\Delta I_{L(MAX)}$ , the inductor value should be chosen according to the following equation :

$$L = \frac{1}{f} \times \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{\Delta I_{L(MAX)}}$$

The inductor's current rating (defined by a temperature rise from 25°C ambient to 40°C) should be greater than the maximum load current and its saturation current should be greater than the short-circuit peak current limit. Refer to Table 1 for the suggested inductor selection.

**Table 1. Suggested Inductors for Typical Application Circuit**

Inductor Value	Component Supplier / Part Number	Dimensions (LxWxH mm)	ISAT(L-30%) / DCR
0.33μH	Coilcraft / XFL4015-331	4.0x4.0x1.5	7A / 6.8mΩ
0.47μH	Coilcraft / XFL4015-471	4.0x4.0x1.5	5.4A / 7.6mΩ
0.47μH	SUMIDA / CDMCDS-R47MC	2.5x2.0x1.2	4.8A / 15.0 mΩ
0.47μH	TDK / TFM252010G	2.5x2.0x1.0	4.5A / 24.0mΩ

### Input and Output Capacitor Selection

An input capacitor,  $C_{IN}$ , is needed to filter out the trapezoidal current at the source of the high-side MOSFET. To prevent large ripple current, a low ESR input capacitor sized for the maximum RMS current should be used. The RMS current is given by :

$$I_{RMS} = I_{OUT(MAX)} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT(MAX)} / 2$ . This simple worst-case condition is commonly used for design. Choose a capacitor rated at a

higher temperature than required. Several capacitors may also be paralleled to meet the size or height requirements of the design. Ceramic capacitors have high ripple current, high voltage rating and low ESR, which makes them ideal for switching regulator applications. However, they can also have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can lead to significant ringing. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input,  $V_{IN}$ . At best,

this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at  $V_{IN}$  large enough to damage the part. Thus, care must be taken to select a suitable input capacitor.

The selection of  $C_{OUT}$  is determined by the required ESR to minimize output voltage ripple. Moreover, the amount of bulk capacitance is also a key for  $C_{OUT}$  selection to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response. The output voltage ripple,  $V_{OUT}$ , is determined by :

$$\Delta V_{OUT} \leq \Delta I_L \left[ ESR + \frac{1}{8 \times f_{OSC} \times C_{OUT}} \right]$$

where  $f_{OSC}$  is the switching frequency and  $I_L$  is the inductor ripple current.

The output voltage ripple will be the highest at the maximum input voltage since  $I_L$  increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirement. Ceramic capacitors have excellent low ESR characteristics, but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing. Nevertheless, high value, low cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications.

**VSEL Function Selection**

Figure 5 shows the detailed logic of VSEL function, and the initial conditions of output voltage, operation mode (Auto PSM/PWM or Forced-PWM) and output voltage bank can be set by VSEL. Users can set separately into VSEL high state and VSEL low state to design the required performance.

**Table 2. Suggested Capacitors for Typical Application Circuit**

Reference	Part Number	Description	Package	Manufacturer
CIN1	C2012X5R0J10rK	10 $\mu$ F/6.3V/X5R	0603	TDK
COUT	C2012X5R0J22rK	22 $\mu$ F/6.3V/X5R	0603	TDK
CIN2	C1608X5R0J1A104K	1 $\mu$ F/6.3V/X5R	0603	TDK




Figure 5. VSEL Logic



**Setting the Output Voltage with Internal Feedback Network**

Besides defined initial output voltages in VSEL high and VSEL low, the RT8092 can manually change voltage reference from 0.35V to 0.7V by I<sup>2</sup>C programming. The difference among bank1 to bank3 is internal feedback configuration. Then the output voltage can be designed as following equation :

$$V_{OUT} = V_{REF} \times 2^{(BANK)}$$

BANK can be programmed by register 0x1C[1:0] and 0x1D[1:0].

**The Flow Chart from Power-ON to Soft-Start**

To summarize the above functions and judgments such as VSEL function, internal feedback network selection at power-on state, the following chart shows the actions and protections to clarify the time sequence and priority.





Figure 6. Flow chart of power-on state


I<sup>2</sup>C Interface

The RT8092 default I<sup>2</sup>C slave address = 7'b0011100. I<sup>2</sup>C interface support fast mode (bit rate up to 400kb/s). The write or read bit stream (N ≥ 1) is shown below :

Read N bytes from RT8092



Write N bytes to RT8092



Legend:   Driven by Master   Driven by Slave (RT8092) P Stop S Start Sr Repeat Start




Figure 7. Definition of Timing for Hs-mode Devices on the I<sup>2</sup>C-bus

**I<sup>2</sup>C Register Map**

Register Address	Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
0x01	Meaning	SEN_TSD	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SEN_PG
	Default	0	x	x	x	x	x	x	0
	Read/Write	R							R
SEN_TSD		Report junction temperature > thermal shutdown threshold. 0 : T <sub>J</sub> < 150°C 1 : T <sub>J</sub> > 150°C							
SEN_PG		Report V <sub>OUT</sub> Power GOOD or not. 0 : V <sub>OUT</sub> < 90% of target. 1 : V <sub>OUT</sub> is within nominal range.							

Register Address	Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
0x10	Meaning	ENSEL1	VoutSEL1[6:0]						
	Default	1	1	1	1	1	1	1	1
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ENSEL1		When VSEL = High, it is used to gate the EN pin of the step-down converter. This makes the step-down converter can enable/disable by I <sup>2</sup> C and software. When EN pin = High and this bit = 1, step-down converter will be enabled. Otherwise, step-down converter will be disabled. 0 : Disable (even if EN = High, step-down converter still cannot be enabled.) 1 : Enable							
VoutSEL1[6:0]		When VSEL = High, it is used to set Vout voltage level. Vout voltage level = (303.125mV + 3.125mV x VoutSEL1[6:0]) x 2 <sup>^</sup> (0x1C.VOUT_BANK_H[1:0]) Note : VoutSEL1[6:0] only supports 0Fh to 7Fh setting. 00h to 0Eh setting is prohibited.							

Register Address	Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
0x11	Meaning	ENSEL0	VoutSEL0[6:0]						
	Default	1	0	1	1	1	1	1	1
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ENSEL0		When VSEL = Low, it is used to gate the EN pin of the step-down converter. This makes the step-down converter can enable/disable by I <sup>2</sup> C and software. When EN pin = High and this bit = 1, step-down converter will be enabled. Otherwise, step-down converter will be disabled. 0 : Disable (even if EN = High, step-down converter still cannot be enabled.) 1 : Enable							
VoutSEL0[6:0]		When VSEL = Low, it is used to set Vout voltage level. Vout voltage level = (303.125mV + 3.125mV x VoutSEL0[6:0]) x 2 <sup>^</sup> (0x1D.VOUT_BANK_L[1:0]) Note : VoutSEL0[6:0] only supports 0Fh to 7Fh setting. 00h to 0Eh setting is prohibited.							

Register Address	Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
0x14	Meaning	PWM0	PWM1	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	Default	0	0	x	x	x	x	x	x
	Read/Write	R/W	R/W						
PWM0		When VSEL = Low, it is used to control PWM operation mode of step-down converter							
		0 : step-down converter automatically switches the operation mode among CCM (forced PWM), DCM, and PSM.							
		1 : step-down converter works only at the forced PWM.							
PWM1		When VSEL = High, it is used to control PWM operation mode of step-down converter							
		0 : step-down converter automatically switches the operation mode among CCM (forced PWM), DCM, and PSM.							
		1 : step-down converter works only at the forced PWM.							

Register Address	Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
0x16	Meaning	IPEAK[1:0]		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	Default	1	1	x	x	x	x	x	x
	Read/Write	R/W	R/W						
IPEAK[1:0]		Set inductor peak current limit.							
		00 : 4.7A							
		01 : 5.2A							
		10 : 5.7A							
		11 : 6.2A							

Register Address	Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
0x18	Meaning	OCP	Reserved	Reserved	SCP	Reserved	Reserved	PVIN_UVLO	Reserved
	Default	0	x	x	0	x	x	0	x
	Read/Write	R/W			R/W			R/W	
OCP		Record the over-current protection event.							
		0 : Over-current protection is not triggered.							
		1 : Over-current protection is triggered.							
SCP		Record the Vout short-circuit protection event.							
		0 : Vout short-circuit protection is not triggered.							
		1 : Vout short-circuit protection is triggered.							
PVIN_UVLO		Record the PVIN under-voltage event after enabling.							
		0 : PVIN UVLO is not triggered.							
		1 : PVIN UVLO is triggered.							

Register Address	Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
0x19	Meaning	Reserved	Reserved	Reserved	Reserved	LPM	Reserved	Reserved	Reserved
	Default	x	x	x	x	0	x	x	x
	Read/Write					R/W			
LPM		Set step-down converter in normal switching mode or low power mode							
		0 : Normal switching mode. (I <sub>Q</sub> is larger but transient response is better.)							
		1 : step-down converter works at low power mode (In PFM only.)							

Register Address	Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
0x1C	Meaning	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	VOUT_BANK_H [1:0]	
	Default	x	x	x	x	x	x	1	0
	Read/Write							R/W	R/W
VOUT_BANK_H[1:0]		When VSEL = High. It is used to select the Vout list. It should be set before enabling the step-down converter. Note : VOUT_BANK_H[1:0] only supports 01h to 03h setting. 00h setting is prohibited.							
		01 : 0.7V to 1.4V							
		10 : 1.2125V to 2.8V							
		11 : 2.425V to 5.6V							

Register Address	Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
0x1D	Meaning	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	VOUT_BANK_L [1:0]	
	Default	x	x	x	x	x	x	0	1
	Read/Write							R/W	R/W
VOUT_BANK_L[1:0]		When VSEL = Low. It is used to select the Vout list. It should be set before enabling the step-down converter. Note : VOUT_BANK_L[1:0] only supports 01h to 03h setting. 00h setting is prohibited.							
		01 : 0.7V to 1.4V							
		10 : 1.2125V to 2.8V							
		11 : 2.425V to 5.6V							

Register Address	Register Address	b[7] (MSB)	b[6]	b[5]	b[4]	b[3]	b[2]	b[1]	b[0] (LSB)
0x1E	Meaning	Vout_High[3:0]				Vout_Low[3:0]			
	Default	1	1	1	1	0	0	0	0
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Vout_High[3:0]		<p>To avoid DVS change Vout out of reliable range, set the field to limit the effective upper bound of Vout voltage level.</p> <p>When VSEL = Low, if Register 0x11.VoutSEL0[6:0] &gt; {Vout_High[3:0], 3'b111}, effective Vout will be limited to be the voltage corresponding to the code {Vout_High[3:0], 3'b111}. Else effective Vout would follow Register 0x11.VoutSEL0[6:0] setting.</p> <p>When VSEL = High, if Register 0x10.VoutSEL1[6:0] &gt; {Vout_High[3:0], 3'b111}, effective Vout will be limited to be the voltage corresponding to the code {Vout_High[3:0], 3'b111}. Else effective Vout would follow Register 0x10.VoutSEL1[6:0] setting.</p>							
Vout_Low[3:0]		<p>To avoid DVS change Vout out of reliable range, set the field to limit the effective lower bound of Vout voltage level.</p> <p>When VSEL = Low, if Register 0x11.VoutSEL0[6:0] &lt; {Vout_Low[3:0], 3'b000}, effective Vout will be limited to be the voltage corresponding to the code {Vout_Low[3:0], 3'b000}. Else effective Vout would follow Register 0x11.VoutSEL0[6:0] setting.</p> <p>When VSEL = High, if Register 0x10.VoutSEL1[6:0] &lt; {Vout_Low[3:0], 3'b000}, effective Vout will be limited to be the voltage corresponding to the code {Vout_Low[3:0], 3'b000}. Else effective Vout would follow Register 0x10.VoutSEL1[6:0] setting.</p>							

**Thermal Considerations**

The junction temperature should never exceed the absolute maximum junction temperature  $T_{J(MAX)}$ , listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance,  $\theta_{JA}$ , is highly package dependent. For a WL-CSP-15B 1.2x2 (BSC) package, the thermal resistance,  $\theta_{JA}$ , is 51.9°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. For a WQFN-14L 3.5x3.5 package, the thermal resistance,  $\theta_{JA}$ , is 30°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at  $T_A = 25^\circ\text{C}$  can be calculated as below :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (51.9^\circ\text{C/W}) = 1.92\text{W for a WL-CSP-15B 1.2x2 (BSC) package.}$$

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (30^\circ\text{C/W}) = 3.33\text{W for a WQFN-14L 3.5x3.5 package.}$$

The maximum power dissipation depends on the operating ambient temperature for the fixed  $T_{J(MAX)}$  and the thermal resistance,  $\theta_{JA}$ . The derating curves in Figure 8 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 8. Derating Curve of Maximum Power Dissipation

**Layout Considerations**

For the best performance of the RT8092, the following PCB layout guidelines must be strictly followed.

- ▶ Place the input and output capacitors as close as possible to the input and output pins respectively for good filtering.
- ▶ Keep the main power traces as wide and short as possible.
- ▶ The switching node area connected to LX and inductor should be minimized for lower EMI.
- ▶ Place the feedback components as close as possible to the VOUT pin and keep these components away from the noisy devices.




Figure 9. PCB Layout Guide









Figure 10. PCB Layout Guide for Critical Path

Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max.
A	0.500	0.600	0.020	0.024
A1	0.170	0.230	0.007	0.009
b	0.240	0.300	0.009	0.012
D	1.950	2.050	0.077	0.081
D1	1.600		0.063	
E	1.150	1.250	0.045	0.049
E1	0.800		0.031	
e	0.400		0.016	

15B WL-CSP 1.2x2 Package (BSC)



**DETAIL A**

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.180	0.300	0.007	0.012
D	3.400	3.600	0.134	0.142
D2	1.950	2.150	0.077	0.085
E	3.400	3.600	0.134	0.142
E2	1.950	2.150	0.077	0.085
e	0.500		0.020	
e1	1.500		0.060	
L	0.300	0.500	0.012	0.020

**W-Type 14L QFN 3.5x3.5 Package**

**Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City  
 Hsinchu, Taiwan, R.O.C.  
 Tel: (8863)5526789



Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

**Datasheet Revision History**

<b>Version</b>	<b>Date</b>	<b>Description</b>	<b>Item</b>
07	2023/4/11	Modify	Operation on P6 Application Information on P15, 20
08	2023/6/8	Modify	Features on P1 Operation on P5 Application Information on P17, 19, 21