# PT4840 Series—48V



65-W Triple Output Isolated DC/DC Converter for DSL Applications

SLTS142C - DECEMBER 2000 - REVISED SEPTEMBER 2002



#### **Features**

- DSL Triple Outputs (Independently Regulated)
- Input Voltage Range: 36V to 75V
- 1500VDC Isolation
- On/Off Control
- Current Limit
- Short Circuit Protection (All Outputs)
- Fixed Frequency Operation
- Over-Temperature Shutdown
- Under-Voltage Lockout
- Space Saving Package: 1.9 sq. in. PCB Area (suffix N)
- Solderable Copper Case
- Safety Approvals: UL60950 CSA 22.2 950 VDE EN60950

#### Description

The PT4840 Excalibur<sup>™</sup> power modules are a series of isolated tripleoutput DC/DC converters that operate from a standard (-48V) central office supply. Rated for up to 65W, these regulators are appropriate for powering both analog and mixedsignal circuitry. A typical application is a chip-set for an ADSL/DSL line card.

The output voltage combinations offered by the PT4840 series provide power for a low-voltage processor core, the associated digital circuitry, and analog support circuitry.

The PT4840 series incorporates

many features to simplify system integration. These include a flexible On/Off control, over-temperature protection, and an input undervoltage lock-out. All outputs are current limited and short-circuit protected. In addition, the lowvoltage outputs for processor core and digital circuitry meet the powerup and power-down sequencing requirements of popular DSP ICs.

The PT4840 series is housed in a space-saving solderable case. The module requires no external heat sink and can occupy as little as 1.97 in<sup>2</sup> of PCB area.


### **Ordering Information**

<b>PT4841</b> = +15/+3.3/+1.5V	(65W)
<b>PT4842</b> □ = +12/+3.3/+1.8V	(62W)

# PT Series Suffix (PT1234x)

Case/Pin Configuration	Order Suffix	Package Code
Vertical	N	(EKD)
Horizontal	Α	(EKA)
SMD	С	(EKC)

(Reference the applicable package code drawing for the dimensions and PC layout)



C<sub>in</sub> = Optional C<sub>out</sub> = Optional; See specifications EN1 & EN2 pins: See On/Off Enable Logic

# **Typical Application**



#### 65-W Triple Output Isolated DC/DC Converter for DSL Applications

# **Environmental Specifications**

Characteristics	Symbols	Conditions	Min	Тур	Max	Units
Operating Temperature Range	Ta	Over V <sub>in</sub> Range	-40	_	85 (i)	°C
Over-Temperature Protection	OTP	Case temperature	100	—	_	°C
Solder Reflow Temperature	T <sub>reflow</sub>	Surface temperature of module pins or case	—	—	215 (ii)	°C
Storage Temperature	Ts	—	-40	—	125	°C
Mechanical Shock		Per Mil-STD-883D, Method 2002.3 1 msec, ½ Sine, mounted	_	500	_	G's
Mechanical Vibration		Mil-STD-883D Method 2007.2 Suffix N 20-2000 Hz Suffix A, C	_	10 (iii) 20 (iii)	_	G's
Weight	_	Vertical/Horizontal	—	90	_	grams
Flammability	_	Meets UL 94V-O				

**Notes:** (i) See SOA curves or consult factory for appropriate derating.

(ii) During solder reflow of SMD package version do not elevate the module case, pins, or internal component temperatures above a peak of 215°C. For further guidance refer to the application note, "Reflow Soldering Requirements for Plug-in Power Surface Mount Products," (SLTA051).
 (iii) Only the case pins on through-hole pin configurations (N & A) must be soldered. For more information see the applicable package outline drawing.

#### **Pin Configuration**

Pin	Function	Pin	Function	Pin	Function
1	+Vin	10	Pin Not Present	18	COM
2	-Vin	11	+Vo <sub>1</sub>	19	COM
3	EN 1	12	COM	20	СОМ
4	EN 2	13	COM	21	Vo3 adjust
5	TEMP	14	Pin Not Present	22	+Vo3
6	Do Not Connect	15	+Vo <sub>2</sub>	23	+Vo3
7	Do Not Connect	16	+Vo <sub>2</sub>	24	Pin Not Present
8	Pin Not Present	17	Vo <sub>2</sub> adjust	25	Do Not Connect
9	Pin Not Present			26	Do Not Connect

#### **On/Off Enable Logic**

Pin 3	Pin 4	<b>Output Status</b>
1	×	Off
0	1	On
×	0	Off

#### Notes:

Logic 1 =Open collector Logic 0 = -Vin (pin 2) potential For positive Enable function, connect pin 3

to pin 2 and use pin 4.

For negative Enable function, leave pin 4 open and use pin 3.

#### **Pin Descriptions**

**+Vin:** The positive input supply for the module with respect to –Vin. When powering the module from a –48V telecom central office supply, this input is connected to the primary system ground.

Note: Shaded functions indicate those pins that are at primary-side potential.

**-Vin:** The negative input supply for the module, and the 0VDC reference for the EN 1, EN 2, and TEMP inputs. When powering the module from a +48V supply, this input is connected to the 48V(Return).

**EN 1:** The negative logic input that activates the module output. This pin is referenced to  $-V_{in}$ . A low-level voltage at this pin enables the module's outputs, and a high impedance impedance disables the module's outputs. If not used, the pin must be connected to  $-V_{in}$ .

**EN 2:** The positive logic input that activates the module output. This pin is referenced to  $-V_{in}$ . A high impedance at this pin enables the module's outputs. If not used, the pin should be left open circuit.

**TEMP:** This pin produces an output signal that tracks a temperature that is approximately the module's metal case. The output voltage is referenced to -Vin and rises approximately  $10 \text{mV/}^{\circ}\text{C}$  from an initial value of 0.1 VDC at  $-40^{\circ}\text{C}$ . The signal is available

whenever the module is supplied with a valid input voltage, and is independant of the enable logic status. (Note: A load impedance of less than  $1M\Omega$  will adversly affect the module's over-temperature shutdown threshold. Use a high-impedance input when monitoring this signal.)

**Vo 1:** The highest regulated output voltage, which is referenced to the COM node. The output may be used to power analog support circuitry.

**Vo 2:** The regulated output that is designed to power logic or I/O circuitry. It is referenced to the COM node.

**Vo 3:** The low-voltage regulated output that provides power for a micro, processor, ASIC, or DSP core, and is referenced to the COM node.

**COM:** The secondary return reference for the module's three regulated output voltages. It is DC isolated from the input supply pins.

**Vo<sub>2</sub> Adjust:** Using a single resistor, this pin allows  $Vo_2$  to be adjusted higher or lower than the preset value. If not used, this pin should be left open circuit.

**Vo3 Adjust:** Using a single resistor, this pin allows Vo3 to be adjusted higher or lower than the preset value. If not used, this pin should be left open circuit.

#### 65-W Triple Output Isolated DC/DC **Converter for DSL Applications**

				PT4841			
Characteristics	Symbols	Conditions	Min	Тур	Typ Max		
Output Power	Po	Each output: Voi ( ) Vo2 (3 Vo3 (1	15V) — .3V) — 5V) —	Ξ	41 (1) 20 (1) 10.5 (1)	W	
		Total (all three outputs)		_	65 (1)	W	
Output Current	Io	Io <sub>1</sub> ( Io <sub>2</sub> (3 Io <sub>3</sub> (1	.3V) 0	_	2.7 6 (2) 7 (2)	А	
		Maximum (Io <sub>2</sub> + Io <sub>3</sub> )		_	11 (2)	А	
Input Voltage Range	Vin		36	_	75	V	
Set-Point Voltage	Vo		Vo <sub>1</sub> — Vo <sub>2</sub> — Vo <sub>3</sub> —	15.2 3.3 1.5		V	
Temperature Variation	Reg <sub>temp</sub>	$-40^{\circ}C \leq T_a \leq +85^{\circ}C, I_o = I_omin$ Vo <sub>2</sub> .	Vo <sub>1</sub> — — — — —	±0.5 ±0.8	_	%Vo	
Line Regulation	Regline	All outputs, Over Vin range	_	0.1	0.5	%Vo	
Load Regulation	Regload	All outputs, 0≤I₀≤I₀max	_	0.2	0.5	%Vo	
Cross Regulation	Reg <sub>cross</sub>	Any one output vs. other outputs	_	_	1.0	%Vo	
Total Output Voltage Variation	$\Delta V_o$ tol	Includes set-point, line, load, −40°C≤Ta≤+85°C	$\begin{array}{ccc} Vo_1 & 15 \\ Vo_2 & 3.2 \\ Vo_3 & 1.45 \end{array}$		$\begin{array}{ccc} 15.75 & (3) \\ 3.4 & (3) \\ 1.55 & (3) \end{array}$	V	
Efficiency	η	P <sub>o</sub> =P <sub>o</sub> max	_	85	—	%	
V <sub>o</sub> Ripple/Noise (0 to 20MHz bandwidth)	Vn	Co <sub>1</sub> /Co <sub>2</sub> /Co <sub>3</sub> =10µF	Vo <sub>1</sub> — Vo <sub>2</sub> — Vo <sub>3</sub> —	50 20 20	$\begin{array}{ccc} 100 & (4) \\ 50 & (4) \\ 50 & (4) \end{array}$	$\mathrm{mV}_{\mathrm{pp}}$	
Transient Response	${f V}_{os}^{t_{tr}}$	0.1A/µs load step, 50% to 75% I₀max V₀ over/undershoot	_	30 5	_	µSec %Vo	
Output Adjust Range	Voadj	Vo <sub>2</sub> /	Vo3 ±10	_	_	%Vo	
Current Limit Threshold	$I_{LIM}$	Io <sub>2</sub> -	Io1 — + Io3 —	4 16	_	А	
Over Current Shutdown Delay	t <sub>sd</sub>	Time period prior to latched shutdown	_	200 (5)	_	ms	
Switching Frequency	$f_{s}$	Over Vin and Io ranges	450	500	550	kHz	
Under Voltage Lockout	V <sub>on</sub> V <sub>off</sub>	V <sub>in</sub> increasing V <sub>in</sub> decreasing	_	34 32	_	V	
Enable Control (pins 2 & 3) High-Level Input Voltage Low-Level Input Voltage	V <sub>IH</sub> V <sub>IL</sub>	Referenced to -V <sub>in</sub> (pin 2)	4.0 -0.2	_	70 (6) 0.8 (6)	V	
Low-Level Input Current	I <sub>IL</sub>	V <sub>in</sub> =75V	—	0.16	0.25	mA	
Standby Input Current	I <sub>in</sub> standby	pins 2 & 4 connected	_	8	10 (3)	mA	
Internal Input Capacitance	Cint		_	2	_	μF	
External Output Capacitance	Co <sub>1</sub> Co <sub>2</sub> Co <sub>3</sub>		0 0 0	Ξ	330 (7) 5,000 (7) 10,000 (7)	μF	
Temperature Sense	V <sub>temp</sub>		H0°C —	0.1 (8) 1.5 (8)		V	
Primary/Secondary Isolation	V iso C iso R iso		$\frac{1500}{10}$	1500		V pF MΩ	

#### **PT4841 Electrical Specifications** (Unless otherwise stated, the operating conditions are:- Ta =25°C, Vin =48V, and Ion =0.5Ionmax)

Notes: (1) The sum total power delivered from all three regulated outputs, Vo<sub>1</sub>, Vo<sub>2</sub>, and Vo<sub>3</sub>, cannot exceed 65 watts.
(2) The sum-total current from outputs Vo<sub>2</sub>, and Vo<sub>3</sub> cannot exceed 11ADC.
(3) Limits are guaranteed by design.
(4) The ripple and noise is measured with a 10µF tantalum capacitor across each output.
(5) After latched shutdown, the module may be reset cycling the input power.
(6) The Enable inputs (pins 3 & 4) have internal pull-ups. Leaving pin 4 open-circuit and connecting pin 3 to -V<sub>in</sub> allows the the converter to operate when input power is applied. The maximum open-circuit voltage is 5.1V.
(7) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. For more information refer to the application note regarding capacitor selection.

(i) On a wall Execution, such as equal to positive administrative (certosyne types, may called instability. For more information refer to be application note regarding capacitor selection. (8) Voltage output at "TEMP" pin is defined by the equation:-  $V_{TEMP} = 0.5 + 0.01$  T, where T is the sensed temperature in degrees centigrade. See pin


descriptions for more information.




SLTS142C - DECEMBER 2000 - REVISED SEPTEMBER 2002

PT4841 Safe Operating Areas (See Note B)

### **PT4841 Performance Characteristics** (See Note A)





PT4841 SOA vs Output Load @Vin =48V 90 80 ŝ Airflow 70 e 3001 EM 60 - 200LFM Temr -100LFM 50 - Nat conv Ambien 40 30 20 20 80 100 0 40 60 % Load (All Outputs) PT4841 SOA vs Output Load @Vin =36V 90 80 õ Airflow 70 - 300LFM Temperat 60 - - 200LFM -100LFM 50 -Nat conv Ambient 40 30 20 0 20 40 60 80 100 % Load (All Outputs) PT4841 SOA vs Output Load @V<sub>in</sub> =60V 90 80 re (°C) Airflow 70 - 300LFM 60 - 200LFM -100LFM Ten 50 -Nat conv Ambien 40 30 20 0 20 40 60 80 100 % Load (All Outputs)

Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typical data for the ISR. Note B: SOA curves represent operating conditions at which the internal components are at or below the manufacturer's maximum rated operating temperatures.



#### 65-W Triple Output Isolated DC/DC **Converter for DSL Applications**

				PT4842		Units
Characteristics	Symbols	Conditions	Min	Тур	Max	
Output Power	Po	I V	Vo <sub>1</sub> (12V) — Vo <sub>2</sub> (3.3V) — Vo <sub>3</sub> (1.8V) —	Ξ	32.4 (1) 20 (1) 12.6 (1)	W
		Total (all three outputs)		_	62 (1)	W
Output Current	Io	I	Io <sub>1</sub> (12V) 0 Io <sub>2</sub> (3.3V) 0 Io <sub>3</sub> (1.8V) 0	Ξ	2.7 6 (2) 7 (2)	A A
		Maximum (Io <sub>2</sub> + Io <sub>3</sub> )	_	-	11 (2)	А
Current Limit Threshold	$I_{LIM}$		$Io_1 - Io_2 + Io_3 - Io_2 + Io_3 - Io_2 + Io_3 - Io_2 + Io_3 - Io_2 - $	4 16	_	А
Over Current Shutdown Delay (3)	t <sub>sd</sub>	Time period prior to latched shutdown	_	200	—	ms
Input Voltage Range	Vin	· ·	36	_	75	V
Under Voltage Lockout	$V_{ m on} \ V_{ m off}$	V <sub>in</sub> increasing V <sub>in</sub> decreasing	—	34 32	_	V
Internal Input Capacitance	Cint		_	2	_	μF
Output Voltage	Vo	V	$\begin{array}{ccc} \lambda_{01} \left( 12V \right) & 11.64 \\ \lambda_{02} \left( 3.3V \right) & 3.2 \\ \lambda_{03} \left( 1.5V \right) & 1.74 \end{array}$	12.0 3.3 1.8	12.36 3.4 1.86	V
Output Adjust Range	Voadj		Vo <sub>2</sub> / Vo <sub>3</sub> ±10	_	_	%Vo
Line Regulation	Regline	All outputs, Over Vin range		0.1	1.0	%Vo
Load Regulation	Regload	All outputs, 0≤I₀≤I₀max	_	0.2	1.0	$%V_{o}$
Cross Regulation	Reg <sub>cross</sub>	Any one output vs. other outputs	_	-	1.0	%Vo
V <sub>o</sub> Ripple/Noise (4) (0 to 20MHz bandwidth)	Vn	Value 1 V	$\begin{array}{cccc} \lambda_{01} (12V) & \\ \lambda_{02} (3.3V) & \\ \lambda_{03} (1.5V) & \end{array}$	45 20 20	100 50 50	$\mathrm{mV}_{\mathrm{pp}}$
Transient Response (5)	$\overset{t_{tr}}{V_{os}}$	25% load step V <sub>o</sub> over/undershoot		30 5	_	μSec %Vo
Efficiency	η	P <sub>o</sub> =P <sub>o</sub> max		84	_	%
Switching Frequency	$f_{s}$	Over Vin and Io ranges	450	500	550	kHz
On/Off Control	On Off		Logic '0' 0 Logic '1' 2.4 rt. voltage	$\frac{-}{3}$	0.8 75 (6) 5	V
	Istby	Input current in 'Off' state		9	15	mA
Primary/Secondary Isolation	V <sub>iso</sub> C <sub>iso</sub> R <sub>iso</sub>		$-\frac{1500}{10}$	1500	_	V pF MΩ
Temperature Sense (7)	V <sub>temp</sub>	Output voltage at temperatures:-	-40°C — 100°C —	0.1 1.5	_	V
External Output Capacitance (8)	Cout		$\begin{array}{ccc} C_{o}1 & 0 \\ C_{o}2 & 0 \\ C_{o}3 & 0 \end{array}$	=	330 5,000 10,000	μF

# $\label{eq:product} \textbf{PT4842 Specifications} \hspace{0.1 cm} (Unless otherwise stated, the operating conditions are:- T_a = 25 ^{\circ}C, V_{in} = 48 V, and Io_n = 0.5 Io_n max)$

Notes: (1) The sum total power delivered from all three regulated outputs, Vo1, Vo2, and Vo3, cannot exceed 62 watts.

(2) The sum-total current from outputs Vo2, and Vo3 cannot exceed 11ADC.

(2) The sum-total current from outputs Vo<sub>2</sub>, and Vo<sub>3</sub> cannot exceed 11ADC.
(3) After latched shutdown, the module may be reset by cycling the input power.
(4) The ripple and noise is measured with a 10µF tantalum capacitor across each output.
(5) The transient response is measured with a 25% load step from I<sub>0</sub> =0.5I<sub>0</sub>max, and di/dt =0.2A/µs.
(6) Pins 3 & 4 are diode protected and can be connected to +V<sub>in</sub>.
(7) Voltage output at "TEMP" pin is defined by the equation:- V<sub>TEMP</sub> = 0.5 + 0.01·T, where T is the sensed temperature in degrees centigrade. See pin descriptions for more information.
(9) Use the DESE tension of the maximum dama dama dama dama band times a maximum difference in the sensed temperature in degrees centigrade. See pin descriptions for more information.


(8) Ultra-low ESR capacitors, such as organic or polymer aluminum electrolytic types, may cause instability. For more information, refer to the application note regarding capacitor selection.




SLTS142C - DECEMBER 2000 - REVISED SEPTEMBER 2002

PT4842 Safe Operating Areas (See Note B)

# PT4842 Performance Characteristics (See Note A)





PT4842 SOA vs Output Load @Vin =48V 90 80 ŝ Airflow 70 e - 3001 FM 60 - 200LFM Temr -100LFM 50 -Nat conv Ambien 40 30 20 20 80 100 0 40 60 % Load (All Outputs) PT4842 SOA vs Output Load @Vin =36V 90 80 õ Airflow 70 - 300LFM Temperat 60 - - 200LFM -100LFM 50 -Nat conv Ambient 40 30 20 0 20 40 60 80 100 % Load (All Outputs) PT4842 SOA vs Output Load @Vin =60V 90 80 re (°C) Airflow 70 - 300LFM 60 - 200LFM nt Ter 50 -Nat conv Ambie 40 30 20 0 20 40 60 80 100

% Load (All Outputs)

Note A: All Characteristic data in the above graphs has been developed from actual products tested at 25°C. This data is considered typical data for the ISR. Note B: SOA curves represent operating conditions at which internal components are at or below manufacturer's maximum rated operating temperatures.



# Operating Features of the PT4840 Triple-Output DC/DC Converters

#### **Over-Current Protection**

The current limit function of the PT4840 series of triple-output DC/DC converters is divided into two zones. These are the high-voltage output Vo<sub>1</sub>, and the two low-voltage outputs (combined) Vo<sub>2</sub>/Vo<sub>3</sub>.

A load fault applied to  $Vo_1$  will cause this output voltage to drop. A drop in  $Vo_1$  (to less than 10V) will also cause outputs  $Vo_2$  and  $Vo_3$  to simultaneously turn off. Load faults applied to either  $Vo_2$  or  $Vo_3$  will cause both these outputs to drop, but in this case  $Vo_1$  will be unaffected.

Each protection zone incorporates a latch-off time-out period of approximately 200ms. A transient or momentary fault lasting less than this period will allow the prompt recovery of all affected outputs. Faults applied for longer than this period will cause the affected zone to latch off. Faults applied to Vo<sub>2</sub> or Vo<sub>3</sub> results in the latch off of both these outputs; Vo<sub>1</sub> being unaffected, whereas the latch off of Vo<sub>1</sub> will shut down all three outputs. Recovery from a latched shutdown condition requires the removal and corresponding re-application of input power to the converter.

#### **Over-Temperature Protection**

The PT4840 DC/DC converter series have an internal temperature sensor, which monitors the temperature of the module's metal case. If the case temperature exceeds a nominal 110°C the converter will shut down. The converter will automatically restart when the sensed temperature returns to about 100°C. The analog voltage generated by the sensor is also made available at the 'TEMP' output (pin 5), and can be monitored by the host system for diagnostic purposes. Consult the 'Pin Descriptions' section of the data sheet for more information on this feature.

#### **Under-Voltage Lock-Out**

The Under-Voltage Lock-Out (UVLO) circuit prevents operation of the converter whenever the input voltage to the module is insufficient to maintain output regulation. The UVLO has approximately 2V of hysterisis. This is to prevent oscillation with a slowly changing input voltage. Below the UVLO threshold the module is off and the enable control inputs, EN1 and EN2 are inoperative.

### **Primary-Secondary Isolation**

The PT4840 series of DC/DC converters incorporate electrical isolation between the input terminals (primary) and the output terminals (secondary). All converters are production tested to a withstand voltage of 1500VDC. The isolation complies with UL60950 and EN60950, and the requirements for operational isolation. This allows the converter to be configured for either a positive or negative input voltage source.

The regulation control circuitry for these modules is located on the secondary (output) side of the isolation barrier. Control signals are passed between the primary and secondary sides of the converter via a proprietory magnetic coupling scheme. This eliminates the use of opto-couplers. The data sheet 'Pin Descriptions' and 'Pin-Out Information' provides guidance as to which reference (primary or secondary) that must be used for each of the external control signals.

### **Input Current Limiting**

The converter is not internally fused. For safety and overall system protection, the maximum input current to the converter must be limited. Active or passive current limiting can be used. Passive current limiting can be a fast acting fuse. A 125-V fuse, rated no more than 10A, is recommended. Active current limiting can be implemented with a current limited "Hot-Swap" controller.



# Using the On/Off Enable Controls on the PT4840 Series of Triple Output DC/DC Converters

The PT4840 (48V input) series of 65-W, triple-output DC/DC converters incorporate two output enable controls. EN1 (pin 3) is the *Negative Enable* input, and EN2 (pin 4) is the *Positive Enable* input. Both inputs are electrically referenced to  $-V_{in}$  (pin 2) on the primary or input side of the converter. A pull-up resistor is not required, but may be added if desired. Voltages of up to 70V can be safely applied to the either of the *Enable* pins.


#### Automatic (UVLO) Power-Up

Connecting EN1 (pin 3) to  $-V_{in}$  (pin 2) and leaving EN2 (pin 4) open-circuit configures the converter for automatic power up. (See data sheet "Typical Application"). The converter control circuitry incorporates an "Under Voltage Lockout" (UVLO) function, which disables the converter until the minimum specified input voltage is present at  $\pm V_{in}$ . (See data sheet Specifications). The UVLO circuitry ensures a clean transition during power-up and power-down, allowing the converter to tolerate a slow-rising input voltage. For most applications EN1 and EN2, can be configured for automatic power-up.

#### **Positive Output Enable (Negative Inhibit)**

To configure the converter for a positive enable function, connect EN1 (pin 3) to  $-V_{in}$  (pin 2), and apply the system On/Off control signal to EN2 (pin 4). In this configuration, a low-level input voltage ( $-V_{in}$  potential) applied to pin 4 disables the converter outputs. Figure 1 is an example of this configuration.

#### Figure 1; Positive Enable Configuration




#### **Negative Output Enable (Positive Inhibit)**

To configure the converter for a negative enable function, EN2 (pin 4) is left open circuit, and the system On/Off control signal is applied to EN1 (pin 3). A low-level input voltage (- $V_{in}$  potential) must then be applied to


pin 3 in order to enable the outputs of the converter. An example of this configuration is detailed in Figure 2. <u>Note:</u> The converter will only produce and output voltage if a valid input voltage is applied to  $\pm V_{in}$ .






#### **On/Off Output Voltage Sequencing**

The Vo<sub>2</sub> and Vo<sub>3</sub> low-voltage outputs from the PT4840 series of DC/DC converters are internally sequenced to meet the power-up requirements of popular microprocessor and DSP chipsets. Figure 3 shows the waveforms from a PT4841 after power is applied to the input of the converter. During power-up, the Vo<sub>1</sub> reaches its output regulation voltage first, followed the Vo<sub>2</sub> and Vo<sub>3</sub> voltages. The Vo<sub>2</sub> and Vo<sub>3</sub> voltage waveforms typically track within 0.4V prior to Vo<sub>2</sub> reaching regulation. The waveforms were measured with resistive loads of 2A, 3A, and 3A, at Vo1, Vo2, and Vo3 respectively. The input source voltage was 48-VDC. The converter typically produces a fully regulated output within 25ms.





During turn-off, all outputs drop rapidly due to the discharging effect of actively switched rectifiers. The voltage at Vo<sub>2</sub> remains higher than Vo<sub>3</sub> during this period. The discharge time is typically 100µs, but will vary with the amount of external load capacitance.

# PT4840 Input/ Output Filter Capacitance Selection for Excalibur™ Triple-Ouput DC/DC Converters

#### **General Requirements**

The capacitors on the input bus are optional but may be required to insure dynamic response to load transients. The suggested capacitors on the input bus include ceramic noise attenuation components. The PT4840 series has an internal 1µH input inductor. This inductor provides an effective input differential noise filter when 1µF ceramic capacitors are connected across the input terminals. This low impedance filter has an attenuation factor of typically 15dB.

The output capacitors are all optional and may be used to optimize dynamic and transient load performance. The maximum capacitance allowed for each bus is given in the electrical specification table on p.3.

#### Input Capacitors

The input capacitors are all optional. The  $33\mu$ F/100V electrolytic capacitor should have a minimum ripple current 400mA. Ripple current and <350m $\Omega$  equivalent series resistance (ESR) are the major considerations along with temperature when selecting electrolytic capacitors. The ceramic capacitors, each 1µF ( $3\times0.33$ µF), X7R type, have a wide temperature range and are suggested for noise reduction. The module's internal inductor and the external ceramic capacitors form an excellent differential noise filter. Additional filter components, L<sub>1</sub> and L<sub>2</sub>, will reject common-mode input noise (*See Figure 1*). A common-mode choke can also be used to reduce common-mode noise levels. These optional filter components may be required to meet FCC Class A limits for conducted emissions.

#### **Optional Output Capacitors; Vo1 (Table 1)**


The ESR of the 330µF output capacitor for Vo<sub>1</sub> (+15V) must be  $\geq$ 40m $\Omega$ . Electrolytic capacitors have minimal effect on ripple at frequencies greater than 200kHz but excellent low-frequency transient response. At the ripple frequency, ceramic decoupling capacitors improve the response to fast transients and reduce any high-frequency noise components during higher current excursions.

The preferred capacitor part numbers are identified in the Table 1. The table identifies vendors with acceptable ESR and ripple current (rms) ratings. The suggested minimum quantities for Vo<sub>1</sub> are identified. Tantalum capacitors, rated 30V or greater with an equivalent ESR of  $\geq$ 40m $\Omega$ , are also recommended for Vo<sub>1</sub>.

#### Optional Output Capacitors; Vo<sub>2</sub> & Vo<sub>3</sub> (Table 2)

The combined ESR of the output capacitors selected for Vo<sub>2</sub> and Vo<sub>3</sub> (lower bus voltages) must be  $\geq 10m\Omega$ . Low ESR electrolytic capacitors have minimal effect on ripple at frequencies greater than 200kHz but excellent low-frequency transient response. Above the ripple frequency, ceramic decoupling capacitors improve the response to fast transients and reduce any high-frequency noise components during higher current excursions. The preferred lower ESR type capacitor part numbers for Vo<sub>2</sub> and Vo<sub>3</sub> are identified in Table 2. The table identifies vendors with acceptable ESR and ripple current (rms) ratings. The tantalum and Oscon® type capacitors have both low ESR and stable characteristics. These are recommended for Vo<sub>2</sub> and Vo<sub>3</sub> in applications where the temperature range extends below 0°C.

Capacitors from other vendors may also be suitable. The specifications in both tables provide guidance for the selection of alternative parts. The ripple current (rms) rating and ESR (Equivalent Series Resistance at 100kHz) are the critical parameters necessary to insure both optimum regulator and long term capacitor life cycles.



#### Figure 1; Optional Capacitor and Filter Components



### PT4840 Series

#### Table 1; Output Capacitors for Vo1 (See Note A)

Capacitor Vendor/ Component	C	Capacitor Characteristics, High Voltage Bus Selection (≥12V)					
Series	Working Voltage	Value (µF)	(ESR) Equivalent Series Resistance	Max Ripple Current @85°C (Irms)	Physical Size (mm)	Vo <sub>1</sub> (≥12V)	Vendor Number
Panasonic FC (Surface Mount) FK (Surface Mount)	25V 35V 25V	220 330 330	0.15Ω 0.065Ω 0.160Ω	670mA 1205mA 600mA	10×10.2 12.5×16.5 8×10.2	1 1 1	EEVFC1E221P EEVFC1V331LQ EEVFK1E331P
United Chemi-Con LXZ MVY	25V 35V 25V	330 220 330	0.090Ω 0.090Ω 0.15Ω	755mA 760mA 670mA	10×12.5 10×12.5 10×10.3	1 1 1	LXZ25VB331M10X12L LXZ35VB221M10X12L MVY25VC331M10x10TP
Nichicon PM	25V 25V	220 330	0.13Ω 0.095Ω	600mA 750mA	10×12.5 10×15	1	UPM1E221MPH6 UPM1E331MPH6
Oscon- SS/SV						N/R	Do Not Use On the +15V Bus
AVX: Tantalum TPS Ceramic X7R Ceramic X7R	35V 50V 50V	33 1 1	0.4Ω÷3 =0.133Ω 0.006Ω 0.006Ω	707mA×3 500mA 500mA	7.3L ×5.7W ×4.1	3 1 1	TPSV336M035R0400 MR065C105KAA(leads)C 1825C105MAT2(SM)
Kemet: Tantalum 495 X7R Ceramic	35V 50V	22 1	0.275Ω 0.006Ω	697mA×3 >775mA	7.3L×5.7W ×4.0H	3 1	T495X226M035AS C1825C1055RAC
Sprague: Tantalum 594D X7R Ceramic	35V 50V	33 1	0.200Ω 0.006Ω	896mA >775	7.2L×6W 4.1W	1 1	594D336X0035R2T VJ1825Y105MXAÑ

# Table 2; Output Capacitors for Vo2, and Vo3 (See Note B)

Capacitor Vendor/ Component	Ci	apacitor Cha	aracteristics, Low V	/oltage Bus Selectio	on (<5V)	Quantity	
Series	Working Voltage	Value(µF)	(ESR) Equivalent Series Resistance	Max Ripple Current @85°C (Irms)	Physical Size (mm)	Vo <sub>2</sub> /Vo <sub>3</sub> (<5V)	Vendor Number
Panasonic:	35V	680	0.043Ω	1655mA	16×15	1	EEUFC1V681S
FC (Surface Mount)	35V	390	0.065Ω	1205mA	12.5×15	1	EEVFC1V391S
FC (Radial)	16V	330	0.090Ω	755mA	10.×12.5	1	EEUFC1E331
United Chemi-Con:	35V	330	0.068Ω	1050mA	10×16	1	LXZ35VB331M10X16LL
LFZ	25V	330	0.090Ω	760mA	10×12.5	1	LXZ25VB331M10X16LL
FS	10V	330	0.025Ω	3500mA	10×10.5	1	10FS3390M
FX	20V	220	0.020Ω	4405mA	10×10.5	1	20FX220M
Nichicon PM	35V	560	0.048Ω	1360mA	16×15	1	UPM1V561MHH6
	35V	330	0.065Ω	1020mA	12.5×15	1	UPM1V331MHH6
	25V	330	0.095Ω	750mA	10.5×15	1	UPM1C331MHH6
Panasonic FK	35V	330	0.080Ω	850mA	10×10.2	1	EEVFK1V331P
(Surface Mount)	35V	470	0.060Ω	1100mA	12.5×13.5	1	EEVFK1V471Q
Oscon -SS (Radial) SV (Surface Mount)	10V 10V 20V	330 330 150	0.025Ω 0.020Ω 0.024Ω	2660mA 2660mA 2520mA	10×10.5 10.3×10.3× ×12.6	1 1 1	10SS330M 10SV330M 20SV150M
AVX TPS Tantalum	10V	330	0.100Ω	1414mA	7.3L	1	TPSV337X010R0100
	10V	330	0.060Ω	1826mA	×5.7W	1	TPSV337X010R0060
	16V	150	0.075Ω	1633mA	×4.1	1	TPSV157X016R0075
Kemet: T520 T495	10V 10V	330 220	0.040Ω 0.070Ω	2000mA 1382mA	4.3W×7.3L ×4.0H	1 1	T520X337M010AS T495X227M010AS
Sprague Tantalum	10V	330	0.045Ω	1888mA	7.2L×6W	1	594D337X0010R2T
594D (Surface Mount)	16V	180	0.055Ω÷2	1704mA	×4.1W	2	594D187X0016R2T

**Note A:** N/R –Not Recommended. Ultra-low ESR capacitors are not recommended for Vo<sub>1</sub> (+15V) output bus. **Note B:** The part numbers listed in Table 2 can be used for any low-output bus voltage of <5VDC.

# Adjusting the Output Voltage of the PT4840 Dual Output Voltage DC/DC Converters

The Vo<sub>2</sub> and Vo<sub>3</sub> output voltages from the PT4840 series of DC/DC converters can be independently adjusted by up to  $\pm 10\%$  from their factory pre-set voltage. The method of adjustment uses a single external resistor. 1 The value of the resistor determines the magnitude of adustment, and the placement of the resistor determines the direction of adjustment (up or down). The resistor value can be calculated directly from a simple formula. The constants are given in Table 1. Alternatively, Table 2 provides the resistor values for a select number of output voltages. The placement of each resistor is as follows.

**Vo<sub>2</sub> Adjust Up:** To increase the output, add a resistor R<sub>1</sub> between pin 17 (Vo<sub>2</sub> Adjust) and pin 18 (COM).

Vo<sub>2</sub> Adjust Down: Add a resistor  $(R_2)$ , between pin 17 (Vo<sub>2</sub> Adjust) and pin 16 (+Vo<sub>1</sub>).

Vo3 Adjust Up: Add a resistor R3 between pin 21 (Vo<sub>3</sub> Adjust) and pins 20 (COM).

**Vo<sub>3</sub> Adjust Down:** Add a resistor (R<sub>4</sub>) between pin 21 (Vo<sub>3</sub> Adjust) and pin 22 (+Vo<sub>3</sub>).

Refer to Figure 1 for further information on resistor placement.

# Notes:

- 1. Use only a single 1% resistor in either the  $R_1$  or  $(R_2)$ location to adjust  $Vo_2$ , and in the  $R_3$  or  $(R_4)$  location to adjust Vo<sub>3</sub>. Place the resistor as close to the ISR as possible.
- 2. Never connect capacitors to either the Vo<sub>2</sub> Adjust or Vo<sub>3</sub> Adjust pins. Any capacitance added to these control pins will affect the stability of the respective regulated output.


The adjust resistor values may be calculated. Use the applicable formula and select the appropriate constants from Table 1 for the output and model being adjusted.

$$R_1 \text{ or } R_3 = \frac{R_0 \cdot V_r}{V_a - V_o} - R_s \quad k\Omega$$

$$(R_2) \text{ or } (R_4) = \frac{R_o (V_a - V_r)}{V_o - V_a} - R_s \qquad k\Omega$$

Where: 
$$V_0$$
 = Original output voltage, (Vo<sub>2</sub> or Vo<sub>3</sub>)  
V<sub>a</sub> = Adjusted output voltage

- $V_r$  = The reference voltage from Table 1
- $R_0$  = The resistance value in Table 1
- $R_s$  = The series resistance from Table 1





### Figure 1

#### **PT4840 Series**

Table 1

ADJUSTMENT RANGE AND FORMULA PARAMETERS

	Vo <sub>2</sub> Bus	Vo <sub>3</sub> B	lus
Series Pt #	PT4841/42	PT4841	PT4842
Adj. Resistor	R <sub>1</sub> /(R <sub>2</sub> )	R <sub>3</sub> /(R <sub>4</sub> )	R <sub>3</sub> /(R <sub>4</sub> )
V <sub>o</sub> (nom)	3.3V	1.5V	1.8V
V <sub>a</sub> (min)	2.97V	1.35V	1.62V
V <sub>a</sub> (max)	3.63V	1.65V	1.98V
V <sub>r</sub>	2.5V	1.0V	TBD
<b>R₀ (k</b> Ω)	6.34	4.99	TBD
R <sub>s</sub> (kΩ)	7.5	10.0	TBD

#### Table 2

	Vo <sub>2</sub> Bus		Vo <sub>3</sub> Bus		
Series Pt #	PT4841/42		PT4841	PT4842	
Adj. Resistor	R <sub>1</sub> /(R <sub>2</sub> )		R <sub>3</sub> /(R <sub>4</sub> )	R <sub>3</sub> /(R <sub>4</sub> )	
V <sub>o</sub> (nom)	3.3V		1.5V	1.8V	
V <sub>a</sub> (req'd)		V <sub>a</sub> (req'd)			
3.0	(3.1)	1.35	(1.6)kΩ		
3.05	(6.5)kΩ	1.4	(10.0)kΩ		
3.1	(11.5)kΩ	1.45	(34.9)kΩ		
3.15	(20.0)kΩ	1.5			
3.2	(36.9)kΩ	1.55	89.8kΩ		
3.25	(87.6)kΩ	1.6	39.9kΩ		
3.3		1.65	23.3kΩ		
3.35	309.0kΩ	1.7			
3.4	151.0kΩ	1.7			
3.45	98.2kΩ	1.8			
3.5	71.7kΩ	1.85			
3.55	55.9kΩ	1.9			
3.6	45.3kΩ	1.95			
		2.0			

 $R_1/R_3 = Black, R_2/R_4 = (Blue)$ 

V Texas Instruments

## PT4840 Series

# **VDE Approved Installation Instructions (Installationsanleitung)**

Nennspannnug (Rated Voltage):	PT4840 36 to 72 Vdc, Transient to 80Vdc
Nennaufnahme (Rated Input):	PT4840 2.2 Adc
Nennleistung (Rated Power):	25 Watts Maximum PT4841, 65 Watts Maximum PT4842, 62 Watts Maximum
Ausgangsspannung (Sec. Voltage):	PT4840 Series PT4841, +15/ +3.3/ +1.5 Vdc, 1.25 Adc/ 3.0 Adc/ 2.0 Adc Maximum total current is 13.7 Adc or 65 Watts PT4842, +12V/ +3.3V/ +1.8V, 2.7Adc/ 6Adc/ 7Adc
Ausgangsstrom (Sec. Current): oder (or) Ausgangsleistung (Sec. Power):	Maximum total current is 13.7 Adc or 62 Watts

# Angabe der Umgebungstemperatur

(Information on ambient temperature): +85 °C maximum

Besondere Hinweise (Special Instructions):

Es ist vorzusehen, daß die Spannungsversorgung in einer Endanwendung über eine isolierte Sekundaerschaltung bereit gestellt wird. Die Eingangspannung der Spannungsversorgungsmodule muss eine verstaerkte Isolierung von der Wechselstromquelle aufweisen.

Die Spannungsversorgung muss gemaess den Gehaeuse-, Montage-, Kriech- und Luftstrecken-, Markierungs- und Trennanforderungen der Endanwendung installiert werden. Bei Einsatz eines TNV-3-Einganges muss die SELV-Schaltung ordnungsgemaess geerdet werden.

(The power supply is intended to be supplied by isolated secondary circuitry in an end use application. The input power to these power supplies shall have reinforced insulation from the AC mains.

The power supply shall be installed in compliance with the enclosure, mounting, creepage, clearance, casualty, markings, and segregation requirements of the end-use application. When the input is TNV-3, the SELV circuitry must be reliably grounded.)

Offenbach,

**VDE Prüf- und Zertifizierungsinstitut** Abteilung / *Department TD* 

(Jürgen Bärwinkel)

Ort / Place:

Datum / Date:

(Stempel und Unterschrift des Herstellers / Stamp and signature of the manufacturer)



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated