


LD49300

3 A very low-dropout voltage regulator

Datasheet - production data



Features

- Input voltage range:
 - V_I = 1.4 V to 5.5 V
 - V_{BIAS} = 3 V to 6 V
- Stable with ceramic capacitors
- ±1.5% initial tolerance
- Maximum dropout voltage (V_I V_O) 400 mV over the operating temperature range
- Adjustable output voltage starting from 0.8 V
- Very fast transient response (up to 10 MHz bandwidth)
- Excellent line and load regulation specifications
- Logic-controlled shutdown option
- Thermal shutdown and current limit protection
- Junction temperature range: 25 °C to 125 °C

Applications

- Graphics processors
- PC add-in cards
- Microprocessor core voltage supply
- Low voltage digital ICs
- High efficiency linear power supplies
- SMPS post regulators

Description

The LD49300 is a high-bandwidth, low-dropout, 3.0 A voltage regulator, ideal for powering core voltages of low power microprocessors. The LD49300 implements a dual supply configuration, which guarantees a very low output impedance and a fast transient response. The LD49300 requires a bias input supply and a main input supply, allowing ultra-low input voltages on the main supply rail. The input supply operates from 1.4 V to 5.5 V and bias supply requires between 3 V and 6 V to work properly. The LD49300 offers fixed output voltages from 0.8 V to 1.8 V and adjustable output voltages from 0.8 V. The LD49300 requires a minimum output capacitance for stability, and works optimally with small ceramic capacitors.

Table 1	1. Device	summary
---------	-----------	---------

Order codes	Package	Packaging
LD49300PT08R ⁽¹⁾	PPAK (tape and reel)	2500 pieces per reel
LD49300PT10R	PPAK (tape and reel)	2500 pieces per reel
LD49300PT12R	PPAK (tape and reel)	2500 pieces per reel

1. Adjustable version.

This is information on a product in full production.

Contents

1	Typical application circuits			
2	Alteri	native application circuits4		
3	Pin c	onfiguration		
4	Diagr	am		
5	Maxir	num ratings		
6	Elect	rical characteristics8		
7	Туріс	al characteristics		
8	Appli	cation hints		
	8.1	Input supply voltage (VIN)		
	8.2	Bias supply voltage (VBIAS) 13		
	8.3	External capacitors		
	8.4	Output capacitor		
	8.5	Minimum load current		
	8.6	Power sequencing recommendations 14		
	8.7	Power dissipation/heatsinking 14		
	8.8	PPAK package heatsinking 15		
	8.9	Adjustable regulator design 15		
	8.10	Enable		
9	Pack	age mechanical data 17		
10	Packa	aging mechanical data 20		
11	Revis	sion history		



1 Typical application circuits





Figure 1. Adjustable version

Figure 2. Fixed version with enable





2 Alternative application circuits






Figure 3. Single supply voltage solution







3 Pin configuration



Pin	Symbol	Note	
1	EN	Enable (input): logic high = enable, logic low = shutdown	
	ADJ	Adjustable regulator feedback input connected to resistor voltage divider	
2	V _{IN}	Input voltage regulator	
3	GND	Ground (tab is connected to ground)	
4	V _{OUT}	Regulator output	
5	V _{BIAS}	Input bias voltage powers the circuitry on the regulator except the output power device	



4 Diagram




Figure 6. Block diagram



5 Maximum ratings

		_	
Symbol	Parameter	Value	Unit
V _{IN}	Supply voltage	-0.3 to 7	V
V _{OUT}	Output voltage	-0.3 to V _{IN} + 0.3 -0.3 to V _{BIAS} + 0.3	V
V _{BIAS}	Bias supply voltage	-0.3 to 7	V
V _{EN}	Enable input voltage	-0.3 to 7	V
PD	Power dissipation	Internally limited	
T _{STG}	Storage temperature range	-50 to 150	°C

Table 3. Absolute maximum ratings

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All values are referred to ground.

Table 4. Operating ratings

Symbol	Parameter	Value	Unit
V _{IN}	Supply voltage	1.4 to 5.5	V
V _{OUT}	Output voltage	put voltage 0.8 to 4.5	
V _{BIAS}	Bias supply voltage	3 to 6	V
V _{EN}	Enable input voltage	0 to V _{BIAS}	V
TJ	Junction temperature range	- 25 to 125	°C



6 Electrical characteristics

 $\begin{array}{l} T_J=-25\ ^\circ C\ to\ 125\ ^\circ C;\ V_{BIAS}=V_O+2.1\ V^{(1)};\ V_I=V_O+1\ V;\ V_{EN}=V_{BIAS}^{(2)};\ I_O=10\ mA;\\ C_I=1\ \mu F;\ C_O=10\ \mu F;\ C_{BIAS}=1\ \mu F;\ unless\ otherwise\ specified.\ Typical\ values\ are\ referred\ to\ T_J=25\ ^\circ C. \end{array}$

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit	
		$T_J = 25 \text{ °C}$, fixed voltage option	-1.5		1.5	0/	
Vo	Output voltage accuracy	T _J = -25 °C to 125 °C	-3		3	%	
V _{LINE}	Line regulation	$V_{I} = V_{O} + 1 V \text{ to } 5.5 V$	-0.1		0.1	%/V	
V _{LOAD}	Load regulation	$I_L = 0 \text{ mA to 3 A}, V_{BIAS} \ge 3 \text{ V}$			1	%	
N/		I _L = 1.5 A			200		
V _{DROP}	Dropout voltage (V _I - V _O)	I _L = 3 A			400	mV	
V _{DROP}	Dropout voltage (V _{BIAS} - V _O)	$I_L = 3 A^{(1)}$		1.5	2.1	V	
-	One of a large summer t	$I_L = 0 \text{ mA}$		4	6		
I _{GND}	Ground pin current	I _L = 3 A		4	6	mA	
I _{GND_SHD}	Ground pin current in shutdown	$V_{EN} \leq 0.4 \ V^{(2)}$			5	μA	
-		$I_L = 0 \text{ mA}$		3	5	— mA	
I _{VBIAS}	Current through V _{BIAS}	I _L = 3 A		3	5		
١ _L	Current limit	V _O = 0 V	4.5			Α	
Enable inp	ut ⁽²⁾						
	Enable input threshold (fixed	Regulator enable	1.4				
V _{EN}	voltage only)	Regulator shutdown	hutdown		0.4	V	
I _{EN}	Enable pin input current			0.1	1	μA	
Reference							
M	Deference veltage	T _J = 25 °C	0.788	0.8	0.812	v	
V _{REF}	Reference voltage	T _J = -25 °C to 125 °C	0.776	0.8	0.824	v	
SVR	Supply voltage rejection	$V_{I} = 2.5 V \pm 0.5 V$, $V_{O} = 1 V$ F = 120 Hz, $V_{BIAS} = 3.3 V$		68		dB	

Table 5.	Electrical	characteristics

1. For $V_O \leq$ 1 V, V_{BIAS} dropout specification is not applied due to 3 V minimum V_{BIAS} input.

2. Fixed output voltage version only.



7 Typical characteristics




Figure 9. Load regulation vs. temperature






Figure 11. Output voltage vs. input voltage











Figure 12. Dropout voltage (V_{IN}-V_{OUT}) vs. temperature (I_{OUT} = 1.5 A)








Figure 17. Supply voltage rejection vs. output Figure 18. Stable region vs. C_{OUT} and high ESR current




Figure 14. V_{BIAS} pin current vs. temperature

TEMPERATURE [°C]

10/23






Figure 19. Stable region vs. $\mathrm{C}_{\mathrm{OUT}}$ and low ESR





Figure 21. V_{IN} start-up transient response (V_{BIAS} startup before than V_{IN}) $T_{rise} = 300 \ \mu s$



Figure 22. V_{IN} start-up transient response (V_{BIAS} startup before than V_{IN}) $T_{rise} = 30 \,\mu s$





Ch3





Figure 23. V_{IN} start-up transient response (V_{BIAS} startup before than V_{IN} and $V_{EN} = V_{IN}$)





8 Application hints

The LD49300 is a low-dropout linear regulator, designed for high-current applications requiring a fast transient response. The LD49150 has separate input and bias voltage ports, in order to reduce dropout voltage. Thanks to the LD49300, a minimum quantity of external components is required.

8.1 Input supply voltage (V_{IN})

 $V_{\rm IN}$ provides the LD49300 with power input current. The minimum input voltage can be as low as 1.4 V, allowing conversion from very low voltage supplies to achieve low output voltage levels and low power dissipation.

8.2 Bias supply voltage (V_{BIAS})

The LD49300 control circuitry is supplied by V_{BIAS} pin, which requires a very low bias current (3 mA typ.) even at the maximum output current level (3 A). A bypass capacitor on V_{BIAS} pin improves the LD49300 performance during line and load transient. The small ceramic capacitor from V_{BIAS} to ground reduces high frequency noise that could be injected into the control circuitry. In typical applications, one ceramic chip capacitor of 1 μ F may be used. V_{BIAS} input voltage has to be 2.1 V above the output voltage, with a minimum V_{BIAS} input voltage of 3 V.

8.3 External capacitors

To assure regulator stability, input and output capacitors are required as shown in the typical application circuit.

8.4 Output capacitor

The LD49300 requires a minimum output capacitance to maintain stability. At least 1 μ F ceramic chip capacitor is required. However, specific capacitor selection assures the transient response. 1 μ F ceramic chip capacitor satisfies most applications but 10 μ F capacitor guarantees a better transient performance. In applications where V_{IN} level is close to the maximum operating voltage (V_{IN} > 4 V), a 10 μ F minimum output capacitor avoids the overvoltage stress on the input/output power pins during short-circuit conditions due to parasitic inductive effect. The output capacitor (equivalent series resistance) has to be within the stable region as shown in *Section 7: Typical characteristics*. Both ceramic and tantalum capacitors are suitable.

8.5 Minimum load current

The LD49300 does not require a minimum load to maintain the output voltage regulation.



DocID12861 Rev 4

8.6 **Power sequencing recommendations**

To assure the correct biasing and settling of the regulator internal circuitry during the startup phase, as well as to avoid overvoltage spikes on the output, the correct power sequencing has to be provided.

As general rule, V_{IN} and V_{EN} signal timings should be chosen properly, so that they are applied to the device after V_{BIAS} voltage has already been settled on its minimum operative value (see Section 8.2: Bias supply voltage (VBIAS)). This can be achieved, for instance, by avoiding too slow V_{BIAS} rising edges (T_r > 10 ms).

Provided that the above condition is satisfied, when fast V_{IN} transient input ($T_r < 100 \ \mu$ s) is present, a smooth startup, with limited overvoltage on the output, can be achieved simultaneously by V_{IN} and V_{BIAS} voltage (refer to *Figure 20*, *Figure 21* and *Figure 22*).

In the fixed voltage version, overvoltage spikes can be reduced during very fast startup ($T_r << 100 \ \mu$ s) by pulling V_{EN} pin up to V_{IN} voltage (see *Figure 23*).

8.7 Power dissipation/heatsinking

In relation to the maximum power dissipation and maximum ambient temperature of the application, a heatsink may be required. Junction temperature has to be within the specified range under operating conditions. The total power dissipation of the device is given by:

Equation 1

 $P_{D} = V_{IN} \times I_{IN} + V_{BIAS} \times I_{BIAS} - V_{OUT} \times I_{OUT}$

where:

- V_{IN} = input supply voltage
- V_{BIAS} = bias supply voltage
- V_{OUT} = output voltage
- I_{OUT} = load current

The required θ_{SA} thermal resistance for the heatsink is given by the following formula:

Equation 2

 $\theta_{SA} = (T_J - T_A/P_D) - (\theta_{JC} + \theta_{CS})$

 T_{Rmax} , the maximum allowed temperature rise depends on T_{Amax} , the maximum ambient temperature of the application, and T_{Jmax} , the maximum allowable junction temperature:

Equation 3

 $T_{Rmax} = T_{Jmax} - T_{Amax}$

The maximum allowable value for junction-to-ambient thermal resistance, θ_{JA} , can be calculated as follows:

Equation 4

 $\theta_{JAmax} = T_{Rmax} / P_D$ For PPAK package only.

DocID12861 Rev 4



The thermal resistance depends on the amount of copper area or heatsink, and on the air flow. If θ_{JA} maximum allowable value is ≥ 100 °C/W for PPAK package, no heatsink is needed since the package can dissipate enough heat to satisfy these requirements. If the value for allowable θ_{JA} falls below these limits, a heatsink is required as described below.

8.8 PPAK package heatsinking

PPAK package uses the copper plane on the PCB as a heatsink. The tab of this package is soldered to the copper plane for heatsinking. The PCB ground plane can be used as a heatsink. This area can be the inner GND layer of a multi-layer PCB, or, in a dual-layer PCB, it can be the unbroken GND area on the bottom layer thermally connected to the tab through-via holes.

Figure 25 shows θ_{JA} curve for PPAK package for different copper area sizes, using a typical PCB: thickness 1/16 G10 FR4.




Figure 25. θ_{JA} vs. copper area for PPAK package

8.9 Adjustable regulator design

The LD49300 adjustable version allows the output voltage to be fixed anywhere between 0.8 V and 4.5 V using two resistors as shown in the typical application circuit. For example, to fix R1 resistor value between V_{OUT} and ADJ pin, the resistor value between ADJ and GND (R2) is calculated as follows:

Equation 5

 $R2 = R1 [0.8 / (V_{OUT} - 0.8)]$

where $V_{\mbox{\scriptsize OUT}}$ is the desired output voltage.

R1 values should be lower than 10 k Ω to obtain a better load transient performance. Higher values up to 100 k Ω are suitable.



8.10 Enable


The LD49300 fixed output voltage version features an active high enable input (EN) that allows the on-off control of the regulator. EN input threshold is guaranteed between 0.4 V and 1.4 V. The regulator is in shutdown mode when $V_{EN} < 0.4$ V and it is in operating mode (V_{OUT} activated) when $V_{EN} > 1.4$ V. If it is not in use, EN pin has to be tied directly to V_{IN} to keep the regulator continuously activated. EN pin has not to be left with high impedance.



9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.






57

Table 6. PPAK mechanical data					
Dim.		mm			
Dini.	Min.	Тур.	Max.		
А	2.2		2.4		
A1	0.9		1.1		
A2	0.03		0.23		
В	0.4		0.6		
B2	5.2		5.4		
С	0.45		0.6		
C2	0.48		0.6		
D	6		6.2		
D1		5.1			
E	6.4		6.6		
E1		4.7			
е		1.27			
G	4.9		5.25		
G1	2.38		2.7		
Н	9.35		10.1		
L2		0.8	1		
L4	0.6		1		
L5	1				
L6		2.8			
R		0.20			
V2	0°		8°		

Table 6. PPAK mechanical data



10 Packaging mechanical data










Figure 28. PPAK reel

	Таре			Reel	
Dim	mm		Dim	mm	
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
Е	1.65	1.85	Ν	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1		Base qty.	2500
P1	7.9	8.1		Bulk qty. 2500	
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

Table 7. PPAK tape and reel mechanical data



11 Revision history

Date	Revision	Changes	
20-Nov-2006	1	nitial release.	
01-Dec-2006	2	Add note in cover page.	
29-Jun-2010	3	Modified Section 8.6: Power sequencing recommendations on page 14.	
26-May-2014	4	Changed the part numbers LD49300xx08, LD49300xx10 and LD49300xx12 to LD49300. Changed the title. Updated the description in cover page and <i>Section 9: Package mechanical data.</i> Added <i>Section 10: Packaging mechanical data.</i> Minor text changes.	

Table 8. Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID12861 Rev 4