www.ti.com


SCLS692A - OCTOBER 2005 - REVISED APRIL 2008

DUAL MONOSTABLE MULTIVIBRATOR WITH SCHMITT-TRIGGER INPUTS

Check for Samples: SN74LV221A-Q1

FEATURES

- Qualified for Automotive Applications
- 2-V to 5.5-V V_{CC} Operation
- Supports Mixed-Mode Voltage Operation on All Ports
- Schmitt-Trigger Circuitry on A, B, and CLR Inputs for Slow Transition Rates
- Overriding Clear Terminates Output Pulse
- Glitch-Free Power-Up Reset on Outputs
- I_{off} Supports Partial-Power-Down Mode Operation



DESCRIPTION/ORDERING INFORMATION

The SN74LV221A is a dual multivibrator designed for 2-V to 5.5-V V_{CC} operation. Each multivibrator has a negative-transition-triggered (\overline{A}) input and a positive-transition-triggered (\overline{B}) input, either of which can be used as an inhibit input.

This edge-triggered multivibrator features output pulse-duration control by three methods. In the first method, the \overline{A} input is low and the \overline{A} input goes high. In the second method, the \overline{B} input is high and the \overline{A} input goes low. In the third method, the \overline{A} input is low, the \overline{B} input is high, and the clear (\overline{CLR}) input goes high.

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and $R_{\text{ext}}/C_{\text{ext}}$ (positive) and an external resistor connected between $R_{\text{ext}}/C_{\text{ext}}$ and V_{CC} . To obtain variable pulse durations, connect <u>an external variable resistor between $R_{\text{ext}}/C_{\text{ext}}$ and V_{CC} . The output pulse duration also can be reduced by taking $\overline{\text{CLR}}$ low.</u>

Pulse triggering occurs at a particular voltage level and is not related directly to the transition time of the input pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the outputs are independent of further transitions of the \overline{A} and B inputs and are a function of the timing components, or the output pulses can be terminated by the overriding clear. Input pulses can be of any duration relative to the output pulse. Output pulse duration can be varied by choosing the appropriate timing components. Output rise and fall times are TTL compatible and independent of pulse duration. Typical triggering and clearing sequences are illustrated in the input/output timing diagram.

The variance in output pulse duration from device to device typically is less than ±0.5% for given external timing components. An example of this distribution for the SN74LV221A-Q1 is shown in Figure 8. Variations in output pulse duration versus supply voltage and temperature are shown in Figure 5.

During power up, Q outputs are in the low state, and \overline{Q} outputs are in the high state. The outputs are glitch free, without applying a reset pulse.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Table 1. ORDERING INFORMATION⁽¹⁾

T _A	PACKA	AGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	TSSOP - PW	Reel of 2000	SN74LV221AQPWRQ1	LV221AQ

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Pin assignments are identical to those of the SN74AHC123A and SN74AHCT123A devices, so the SN74LV221A-Q1 can be substituted for those devices not using the retrigger feature.


For additional application information on multivibrators, see the application report *Designing With The SN74AHC123A and SN74AHCT123A*, literature number SCLA014.

FUNCTION TABLE (EACH MULTIVIBRATOR)


	INPUTS		OUT	PUTS	FUNCTION
CLR	Ā	В	Q	Q	FUNCTION
L	X	X	L	Н	Reset
Н	Н	X	L	Н	Inhibit
Н	X	L	L	Н	Inhibit
Н	L	↑	Л	Т	Outputs enabled
Н	\downarrow	Н	Л	T	Outputs enabled
↑ ⁽¹⁾	L	Н	Л	T	Outputs enabled

(1) This condition is true only if the output of the latch formed by the NAND gate has been conditioned to the logic 1 state prior to CLR going high. This latch is conditioned by taking either A high or B low while CLR is inactive (high).

LOGIC DIAGRAM (POSITIVE LOGIC)







Absolute Maximum Ratings(1)

over operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Output voltage range in high or low state (2	(3)	-0.5	V _{CC} + 0.5	V
Vo	Output voltage range in power-off state (2)		-0.5	7	V
I _{IK}	Input clamp current	V _I < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
	Continuous current through V _{CC} or GND			±50	mA
θ_{JA}	Package thermal impedance (4)			108	°C/W
		Human-Body Model		2 (H2)	1.37
	ESD rating ⁽⁵⁾	Charged-Device Model		1 (C5)	kV
		Machine Model		200 (M3)	V
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ (4) This value is limited to 5.5 V maximum.

The package thermal impedance is calculated in accordance with JESD 51-7.

ESD protection level per AEC Q100 classification



Recommended Operating Conditions⁽¹⁾

			−40°C to	125°C	−40°C to	85°C	
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
.,	High lavel innet valence	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} × 0.7		V _{CC} × 0.7		V
V _{IH}	High-level input voltage	V_{CC} = 3 V to 3.6 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} × 0.7		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
.,	Low lovel input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
V_{IL}	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		V _{CC} × 0.3		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	V_{CC}	0	V_{CC}	V
	V _{CC} = 2 V		- 50		-50	μΑ	
i	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		-2	
l _{OH}	nigh-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6		– 6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
l	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
l _{OL}	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
R _{ext}	External timing resistance	$V_{CC} = 2 V$	5k		5k		Ω
ext	External tilling resistance	V _{CC} ≥ 3 V	1k		1k		32
C _{ext}	External timing capacitance		No restriction		No restriction		pF
Δt/ΔV _{CC}	Power-up ramp rate		1		1		ms/\
T_A	Operating free-air temperature)	-40	125	-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

www.ti.com

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

Б.	DAMETED	TEST CONDITIONS	V	-40°C	to 125°C	-40°C	to 85°C		LINUT
PA	RAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	MIN	TYP	MAX	UNIT
		I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1		V _{CC} - 0.1			
V_{OH}		I _{OH} = -2 mA	2.3 V	2		2			V
0		$I_{OH} = -6 \text{ mA}$	3 V	2.48		2.48			
		I _{OH} = -12 mA	4.5 V	3.8		3.8			
		I _{OL} = 50 μA	2 V to 5.5 V		0.1			0.1	
\/		I _{OL} = 2 mA	2.3 V		0.4			0.4	V
V_{OL}		I _{OL} = 6 mA	3 V		0.44			0.44	V
		I _{OL} = 12 mA	4.5 V		0.55			0.55	
	Ā, B <u>,</u>	V F F V or CND	0		±1			±1	
I	and CLR	$V_1 = 5.5 \text{ V or GND}$	0 to 5.5 V		±1			±1	μA
I_{CC}	Quiescent	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20			20	μΑ
	Active		3 V		280			280	
I_{CC}	state (per	$V_I = V_{CC}$ or GND, $R_{ext}/C_{ext} = 0.5 V_{CC}$	4.5 V		650			650	μΑ
	circuit)		5.5 V		975			975	
I _{off}	•	V_1 or $V_0 = 0$ to 5.5 V	0		10			5	μΑ
		V V == 0ND	3.3 V		1.9		1.9		=
Ci		$V_I = V_{CC}$ or GND	5 V		1.9		1.9		pF

Timing Requirements

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 1)

			T _A = 2	5°C	−40°C to	125°C	−40°C to	85°C	UNIT
Ì			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulas duration	CLR	5		7		5		20
τ _w	Pulse duration	A or B trigger	5		7		5		ns

Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25	°C	−40°C to	125°C	–40°C t	o 85°C	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
	Dulgo duration	CLR	5		7		5		20
ı _w	Pulse duration	A or B trigger	5		7		5		ns



Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	LOAD CAPACITANCE	Т	A = 25°C	;	–40°C to 125°C		–40°C to 85°C		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	Ā or B				11.8	24.1	1	30.5	1	27.5	
t _{pd}	CLR	Q or \overline{Q}	$C_L = 50 pF$		10.6	19.3	1	25	1	22	ns
	CLR trigger				12.3	25.9	1	32.5	1	29.5	
			$C_L = 50 \text{ pF},$ $C_{\text{ext}} = 28 \text{ pF},$ $R_{\text{ext}} = 2 \text{ k}\Omega$		186	240		340		300	ns
t _w ⁽¹⁾		Q or \overline{Q}	$C_L = 50 \text{ pF},$ $C_{ext} = 0.01 \mu\text{F},$ $R_{ext} = 10 k\Omega$	90	100	110	85	115	90	110	μs
			$C_L = 50 \text{ pF},$ $C_{ext} = 0.1 \text{ pF},$ $R_{ext} = 10 \text{ k}\Omega$	0.9	1	1.1	0.85	1.15	0.9	1.1	ms
$\Delta t_w^{(2)}$			$C_L = 50 pF$		±1						%

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	LOAD	T	₄ = 25°	С	-40° 125		–40°C to 85°C		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	A or B				8.2	14	1	19	1	16	
t _{pd}	CLR	Q or $\overline{\mathbb{Q}}$	$C_L = 50 pF$		7.4	11.4	1	16	1	13	ns
	CLR trigger				8.6	14.9	1	20	1	17	
			$C_L = 50 \text{ pF},$ $C_{\text{ext}} = 28 \text{ pF},$ $R_{\text{ext}} = 2 \text{ k}\Omega$		171	200		280		240	ns
t _w ⁽¹⁾		Q or \overline{Q}	$C_L = 50 \text{ pF},$ $C_{ext} = 0.01 \mu\text{F},$ $R_{ext} = 10 k\Omega$	90	100	110	85	115	90	110	μs
			$C_L = 50 \text{ pF},$ $C_{ext} = 0.1 \text{ pF},$ $R_{ext} = 10 \text{ k}\Omega$	0.9	1	1.1	0.85	1.15	0.9	1.1	ms
$\Delta t_w^{(2)}$	_		$C_L = 50 pF$		±1						%

Operating Characteristics

 $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
0	Dower dissination conscitones	C 50 °F 6 40 MHz	3.3 V	50	~ C
C_{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	5 V	51	pF

 $[\]begin{array}{ll} \text{(1)} & t_w = \text{Pulse duration at Q and } \overline{\text{Q}} \text{ outputs} \\ \text{(2)} & \Delta t_w = \text{Output pulse-duration variation (Q and } \overline{\text{Q}} \text{)} \text{ between circuits in same package} \\ \end{array}$

 $[\]begin{array}{ll} \text{(1)} & t_w = \text{Pulse duration at Q and } \overline{\text{Q}} \text{ outputs} \\ \text{(2)} & \Delta t_w = \text{Output pulse-duration variation (Q and } \overline{\text{Q}} \text{)} \text{ between circuits in same package} \\ \end{array}$



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns.}$ t_f = 3 ns.
- C. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



APPLICATION INFORMATION

Caution in Use

To prevent malfunctions due to noise, connect a high-frequency capacitor between V_{CC} and GND, and keep the wiring between the external components and C_{ext} and R_{ext}/C_{ext} terminals as short as possible.

Power-Down Considerations

Large values of C_{ext} can cause problems when powering down the SN74LV221A-Q1 because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor can discharge from V_{CC} through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the V_{CC} power supply must not be faster than $t = V_{\text{CC}} \times C_{\text{ext}}/30$ mA. For example, if $V_{\text{CC}} = 5$ V and $C_{\text{ext}} = 15$ pF, the V_{CC} supply must turn off no faster than $t = (5 \text{ V}) \times (15 \text{ pF})/30$ mA = 2.5 ns. Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. When a more rapid decrease of V_{CC} to zero occurs, the SN74LV221A-Q1 can sustain damage. To avoid this possibility, use external clamping diodes.

Output Pulse Duration

The output pulse duration, t_w , is determined primarily by the values of the external capacitance (C_T) and timing resistance (R_T). The timing components are connected as shown in Figure 2.




Figure 2. Timing-Component Connections

The pulse duration is given by:

$$t_w = K \times R_T \times C_T$$

if C_T is ≥ 1000 pF, $K = 1.0$
or

if C_T is < 1000 pF, K can be determined from Figure 7

where

t_w = pulse duration in ns

 R_T = external timing resistance in $k\Omega$

C_T = external capacitancein pF


K = multiplier factor (1)

Equation 1 and Figure 3 or Figure 4 can be used to determine values for pulse duration, external resistance, and external capacitance.



APPLICATION INFORMATION

Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



VARIATION IN OUTPUT PULSE DURATION





Figure 5.






EXTERNAL CAPACITANCE VS **MULTIPLIER FACTOR** 0.001 For Capacitor Values of 监 0.001 μF or Greater, K = 1.0 C_T - External Capacitor Value -(K is Independent of R) 0.0001 $T_A = 25^{\circ}C$ 0.00001 $V_{CC} = 5 V$ 1.00 1.50 2.00 2.50 3.00 3.50 4.00 4.50 Multiplier Factor - K

Figure 6.

Figure 7.

DISTRIBUTION OF UNITS vs OUTPUT PULSE DURATION



tw - Output Pulse Duration

Figure 8.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV221AQPWRG4Q1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV221AQ	Samples
SN74LV221AQPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV221AQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF SN74LV221A-Q1:

www.ti.com

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV221AQPWRG4Q1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV221AQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV221AQPWRG4Q1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV221AQPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated