


TMS44460, TMS44460P, TMS46460, TMS46460P
1048576-WORD BY 4-BIT
DYNAMIC RANDOM-ACCESS MEMORIES
 SMHS564A – MARCH 1995 – REVISED JUNE 1995

- Organization . . . 1048576 × 4
- Single 5-V Power Supply for TMS44460/P (±10% Tolerance)
- Single 3.3-V Power Supply for TMS46460/P (±10% Tolerance)
- Low Power Dissipation (for TMS46460P)
 - 200- μ A CMOS Standby
 - 200- μ A Self Refresh
 - 300- μ A Extended-Refresh Battery Backup

● Performance Ranges:

	ACCESS TIME (TRAC) (MAX)	ACCESS TIME (TCAC) (MAX)	ACCESS TIME (TAA) (MAX)	READ OR WRITE CYCLE (MIN)
'4x460/P-60	60 ns	15 ns	30 ns	110 ns
'4x460/P-70	70 ns	18 ns	35 ns	130 ns
'4x460/P-80	80 ns	20 ns	40 ns	150 ns

- Four Separate $\overline{\text{CAS}}_x$ Pins Provide for Separate I/O Operation
- Parity-Mode Operation
- Enhanced Page-Mode Operation for Faster Memory Access
- $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ (CBR) Refresh
- Long Refresh Period
 - 1024-Cycle Refresh in 16 ms
 - 128 ms (Max) Low-Power, Self-Refresh Version (TMS4x460P)
- 3-State Unlatched Output
- Texas Instruments EPIC™ CMOS Process
- Operating Free-Air Temperature Range 0°C to 70°C



PIN NOMENCLATURE	
A0–A9	Address Inputs
$\overline{\text{CAS}}_1$ – $\overline{\text{CAS}}_4$	Column-Address Strobe
DQ1–DQ4	Data In/Data Out
$\overline{\text{OE}}$	Output Enable
$\overline{\text{RAS}}$	Row-Address Strobe
VCC	5-V or 3.3-V Supply
VSS	Ground
W	Write Enable

description

The TMS4x460 series are high-speed, 4194304-bit dynamic random-access memories, organized as 1048576 words of four bits each. The TMS4x400P series are high-speed, low-power, self-refresh with extended-refresh, 4194304-bit dynamic random-access memories, organized as 1048576 words of four bits each. Both series employ state-of-the-art enhanced performance implanted CMOS EPIC™ technology for high performance, reliability, and low power.

These devices feature maximum $\overline{\text{RAS}}$ access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1995, Texas Instruments Incorporated

ADVANCE INFORMATION

TMS44460, TMS44460P, TMS46460, TMS46460P

1 048576-WORD BY 4-BIT

DYNAMIC RANDOM-ACCESS MEMORIES


SMHS564A - MARCH 1995 - REVISED JUNE 1995

description (continued)

Four separate $\overline{\text{CAS}}$ pins ($\overline{\text{CAS1}}$ – $\overline{\text{CAS4}}$) provide for separate I/O operations, allowing this device to operate in parity mode. The TMS44460 also functions in enhanced page mode, similar to the TMS44400.

The TMS4x400 and TMS4x400P are offered in a 24/26-lead plastic small outline (TSOP) package (DGA suffix) and a 300-mil 24/26-lead plastic surface mount SOJ package (DJ suffix). Both packages are characterized for operation from 0°C to 70°C.

functional block diagram



operation

parity mode

Four $\overline{\text{CASx}}$ pins ($\overline{\text{CAS1}}$ – $\overline{\text{CAS4}}$) are provided to give independent control of the four data I/O pins (DQ1–DQ4). For read or write cycles, the column addressed is latched on the first $\overline{\text{CASx}}$ falling edge. Each $\overline{\text{CASx}}$ pin going low enables its corresponding DQ pin with data coming from the column address latched on the first $\overline{\text{CASx}}$ falling edge. All address setup and hold parameters are referenced to the first $\overline{\text{CASx}}$ falling edge. The delay time from $\overline{\text{CASx}}$ low to valid data out (see parameter t_{CAC}) is measured from each individual $\overline{\text{CASx}}$ to its corresponding DQx pin.

To latch in a new column address, all four $\overline{\text{CASx}}$ pins must be brought high. The column precharge time (see parameter t_{CP}) is measured from the last $\overline{\text{CASx}}$ rising edge to the first $\overline{\text{CASx}}$ falling edge of the new cycle. In order for a column address to remain valid while toggling $\overline{\text{CASx}}$, there exists a minimum setup time (t_{CLCH}) where at least one $\overline{\text{CASx}}$ must be brought low before all other $\overline{\text{CASx}}$ pins are taken high.

For early-write cycles, the data is latched on the first $\overline{\text{CASx}}$ falling edge. Only the DQs that have the corresponding $\overline{\text{CASx}}$ low are written into. Each $\overline{\text{CASx}}$ has to meet t_{CAS} minimum in order to ensure writing into the storage cell. To latch a new address and new data, all $\overline{\text{CASx}}$ pins must come high and meet t_{CP} .

This DQ independence allows the TMS4x460/P to provide four parity bits in memory designs that normally require the use of four 1-megabit × 1 DRAMs.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum \overline{RAS} low time and the \overline{CASx} page-cycle time used. With minimum \overline{CASx} page-cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening \overline{RAS} cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CASx} is high. The falling edge of \overline{CASx} latches the column addresses. This feature allows the TMS4x400 to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when \overline{CASx} transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of \overline{CASx} . In this case, data is obtained after t_{CAC} max (access time from \overline{CASx} low) if t_{AA} max (access time from column address) has been satisfied. If column addresses for the next cycle are valid at the time \overline{CASx} goes high, access time for the next cycle is determined by the later occurrence of t_{CAC} or t_{CPA} (access time from rising edge of \overline{CASx}).

address (A0–A9)

Twenty address bits are required to decode 1 of 1048576 storage-cell locations. Ten row-address bits are set up on inputs A0 through A9 and latched onto the chip by the row-address strobe (\overline{RAS}). The ten column-address bits are set up on A0 through A9 and latched onto the chip by the column-address strobe (\overline{CASx}). All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CASx} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CASx} is used as a chip select, activating the output buffer as well as latching the address bits into the column-address buffer.

write enable (\overline{W})

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on \overline{W} selects the read mode and a logic low selects the write mode. \overline{W} can be driven from standard TTL circuits (TMS44460/P) or low-voltage TTL circuits (TMS46460/P) without a pullup resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CASx} (early write), data out remain in the high-impedance state for the entire cycle, permitting a write operation independent of the state of \overline{OE} . This permits early-write operation to be completed with \overline{OE} grounded.

data in/out (DQ1–DQ4)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CASx} and \overline{OE} are brought low. In a read cycle, the output becomes valid after all access times are satisfied. The output remains valid while \overline{CASx} and \overline{OE} are low. \overline{CASx} or \overline{OE} going high returns it to a high-impedance state. This is accomplished by bringing \overline{OE} high prior to applying data, satisfying t_{ODE} .

output enable (\overline{OE})

\overline{OE} controls the impedance of the output buffers. When \overline{OE} is high, the buffers remain in the high-impedance state. Bringing \overline{OE} low during a normal cycle activates the output buffers, putting them in the low-impedance state. It is necessary for both \overline{RAS} and \overline{CASx} to be brought low for the output buffers to go into the low-impedance state. They remain in the low-impedance state until either \overline{OE} or \overline{CASx} is brought high.

refresh

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x400P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CASx} at the high (inactive) level,

refresh (continued)

conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a $\overline{\text{RAS}}$ -only refresh. Hidden refresh can be performed while maintaining valid data at the output. This is accomplished by holding $\overline{\text{CASx}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored during the hidden-refresh cycle.

$\overline{\text{CASx}}$ -before- $\overline{\text{RAS}}$ refresh (CBR)

CBR refresh is utilized by bringing $\overline{\text{CASx}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CSR}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{CHR}). For successive CBR refresh cycles, $\overline{\text{CASx}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

A low-power battery-backup refresh mode that requires less than 300- μA (TMS46460P) or 500- μA (TMS44460P) refresh current is available on the low-power devices. Data integrity is maintained using CBR refresh with a period of 125 μs while holding $\overline{\text{RAS}}$ low for less than 1 μs . To minimize current consumption, all input levels need to be at CMOS levels ($V_{\text{IL}} \leq 0.2 \text{ V}$, $V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \text{ V}$).

self refresh

The self-refresh mode is entered by dropping $\overline{\text{CASx}}$ low prior to $\overline{\text{RAS}}$ going low. $\overline{\text{CASx}}$ and $\overline{\text{RAS}}$ are both held low for a minimum of 100 μs . The chip is then refreshed by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both $\overline{\text{RAS}}$ and $\overline{\text{CASx}}$ are brought high to satisfy t_{CHS} . Upon exiting the self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. This ensures the DRAM is fully refreshed.

power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles must include at least one refresh ($\overline{\text{RAS}}$ -only or CBR) cycle.

8961725 0084879 3T6

TMS44460, TMS44460P, TMS46460, TMS46460P
1048576-WORD BY 4-BIT
DYNAMIC RANDOM-ACCESS MEMORIES
 SMHS584A - MARCH 1995 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} :	TMS44460, TMS44460P	- 1 V to 7 V
	TMS46460, TMS46460P	- 0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS44460, TMS44460P	- 1 V to 7 V
	TMS46460, TMS46460P	- 0.5 V to 4.6 V
Short-circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range, T_A		0°C to 70°C
Storage temperature range, T_{stg}		- 55°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

	'44460/P			'46460/P			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	3.0	3.3	3.6	V
V_{IH} High-level input voltage	2.4		6.5	2.0		$V_{CC} + 0.3$	V
V_{IL} Low-level input voltage (see Note 2)	-1		0.8	-0.3		0.8	V
T_A Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

ADVANCE INFORMATION



TMS44460, TMS44460P, TMS46460, TMS46460P
1048576-WORD BY 4-BIT
DYNAMIC RANDOM-ACCESS MEMORIES

SMHS564A - MARCH 1995 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TMS44460/P

PARAMETER	TEST CONDITIONS	'44460-60 '44460P-60		'44460-70 '44460P-70		'44460-80 '44460P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH}	High-level output voltage I _{OH} = -5 mA	2.4		2.4		2.4		V
V _{OL}	Low-level output voltage I _{OL} = 4.2 mA	0.4		0.4		0.4		V
I _I	Input current (leakage) V _{CC} = 5.5 V, V _I = 0 V to 6.5 V, All others = 0 V to V _{CC}	± 10		± 10		± 10		µA
I _O	Output current (leakage) V _{CC} = 5.5 V, V _O = 0 V to V _{CC} , CASx high	± 10		± 10		± 10		µA
I _{CC1}	Read- or write-cycle current (see Note 4) V _{CC} = 5.5 V, Minimum cycle	105		90		80		mA
I _{CC2}	Standby current After 1 memory cycle, RAS and CASx high, V _{IH} = 2.4 V (TTL)	2		2		2		mA
		1		1		1		mA
		500		500		500		µA
I _{CC3}	Average refresh current (RAS only or CBR) (see Note 4) V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CASx high (RAS only); RAS low after CASx low (CBR)	105		90		80		mA
I _{CC4}	Average page current (see Notes 4 and 5) V _{CC} = 5.5 V, t _{PC} = minimum, RAS low, CASx cycling	90		80		70		mA
I _{CC6} †	Self-refresh current (see Note 4) CASx < 0.2 V, RAS < 0.2 V, t _{RAS} and t _{CAS} > 1000 ms	500		500		500		µA
I _{CC7}	Standby current, outputs enabled (see Note 4) RAS = V _{IH} , CASx = V _{IL} , Data out enabled	5		5		5		mA
I _{CC10} †	Battery-backup current (with CBR) t _{RC} = 125 µs, t _{RAS} ≤ 1 µs, V _{CC} - 0.2 V ≤ V _{IH} ≤ 6.5 V, 0 V ≤ V _{IL} ≤ 0.2 V, W and OE = V _{IH} , Address and data stable	500		500		500		µA

† For TMS44460P only

- NOTES: 3. I_{CC} max is specified with no load connected.
 4. Measured with a maximum of one address change while RAS = V_{IL}
 5. Measured with a maximum of one address change while CASx = V_{IH}

ADVANCE INFORMATION



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TMS46460/P

PARAMETER	TEST CONDITIONS	'46460-60 '46460P-60		'46460-70 '46460P-70		'46460-80 '46460P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH}	High-level output voltage	I _{OH} = -2 mA (LVTTTL)		2.4		2.4		V
		I _{OH} = -100 μA (LVCMOS)		V _{CC} -0.2		V _{CC} -0.2		
V _{OL}	Low-level output voltage	I _{OL} = 2 mA (LVTTTL)		0.4		0.4		V
		I _{OL} = 100 μA (LVCMOS)		0.2		0.2		
I _I	Input current (leakage)	V _{CC} = 3.6 V, V _I = 0 V to 3.9 V, All others = 0 V to V _{CC}		± 10		± 10		μA
I _O	Output current (leakage)	V _{CC} = 3.6 V, V _O = 0 V to V _{CC} , CASx high		± 10		± 10		μA
I _{CC1}	Read- or write-cycle current (see Note)	V _{CC} = 3.6 V, Minimum cycle		70		60		50 mA
I _{CC2}	Standby current	After 1 memory cycle, RAS and CASx high, V _{IH} = 2 V (LVTTTL)		2		2		2 mA
		After 1 memory cycle, RAS and CASx high, V _{IH} = V _{CC} - 0.2 V (LVCMOS)	'46460	300		300		300 μA
			'46460P	200		200		200 μA
I _{CC3}	Average refresh current (RAS only or CBR) (see Note 4)	V _{CC} = 3.6 V, Minimum cycle, RAS cycling, CASx high (RAS only); RAS low after CASx low (CBR)		70		60		50 mA
I _{CC4}	Average page current (see Notes 4 and 5)	V _{CC} = 3.6 V, RAS low, t _{PC} = minimum, CASx cycling		60		50		40 mA
I _{CC6} [†]	Self-refresh current (see Note 4)	CASx < 0.2 V, RAS < 0.2 V, t _{RAS} and t _{CAS} > 1000 ms		200		200		200 μA
I _{CC7}	Standby current, outputs enabled (see Note 4)	RAS = V _{IH} , CASx = V _{IH} , Data out enabled		5		5		5 mA
I _{CC10} [†]	Battery-backup current (with CBR)	t _{PC} = 125 μs, t _{RAS} ≤ 1 μs, V _{CC} - 0.2 V ≤ V _{IH} ≤ 3.9 V, 0 V ≤ V _{IL} ≤ 0.2 V, \overline{W} and \overline{OE} = V _{IH} , Address and data stable		300		300		300 μA

[†] For TMS46460P only

- NOTES: 4. I_{CC} max is specified with no load connected.
4. Measured with a maximum of one address change while RAS = V_{IL}
5. Measured with a maximum of one address change while CASx = V_{IH}

ADVANCE INFORMATION

TMS44460, TMS44460P, TMS46460, TMS46460P

1048576-WORD BY 4-BIT

DYNAMIC RANDOM-ACCESS MEMORIES

SMHS584A - MARCH 1985 - REVISED JUNE 1995

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1$ MHz (see Note 6)

PARAMETER		MIN	MAX	UNIT
$C_i(A)$	Input capacitance, A0-A9		5	pF
$C_i(RC)$	Input capacitance, CASx and RAS		7	pF
$C_i(OE)$	Input capacitance, OE		7	pF
$C_i(W)$	Input capacitance, \overline{W}		7	pF
C_o	Output capacitance		7	pF

NOTE 6: $V_{CC} = 5 V \pm .5 V$ for the TMS44460/P devices, $V_{CC} = 3.3 V \pm 0.3 V$ for the TMS46460/P devices, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	'4x400-60 '4x400P-60		'4x400-70 '4x400P-70		'4x400-80 '4x400P-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t_{AA} Access time from column address		30		35		40	ns
t_{CAC} Access time from \overline{CASx} low		15		18		20	ns
t_{CPA} Access time from column precharge		35		40		45	ns
t_{RAC} Access time from \overline{RAS} low		60		70		80	ns
t_{OEA} Access time from \overline{OE} low		15		18		20	ns
t_{CLZ} CASx to output in low-impedance state	0		0		0		ns
t_{OFF} Output disable time after CASx high (see Note 7)	0	15	0	18	0	20	ns
t_{OEZ} Output disable time after OE high (see Note 7)	0	15	0	18	0	20	ns

NOTE 7: t_{OFF} and t_{OEZ} are specified when the output is no longer driven.

ADVANCE INFORMATION



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4x400-60 '4x400P-60		'4x400-70 '4x400P-70		'4x400-80 '4x400P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Cycle time, random read or write (see Note 8)	110		130		150		ns
t _{RWC}	Cycle time, read-write (see Note 8)	155		181		205		ns
t _{PC}	Cycle time, page-mode read or write (see Notes 8 and 9)	40		45		50		ns
t _{PRWC}	Cycle time, page-mode read-write (see Note 8)	85		96		105		ns
t _{RASP}	Pulse duration, \overline{RAS} low, page mode (see Note 10)	60	100 000	70	100 000	80	100 000	ns
t _{RAS}	Pulse duration, \overline{RAS} low, nonpage mode (see Note 10)	60	10 000	70	10 000	80	10 000	ns
t _{RASS}	Pulse duration, \overline{RAS} low, self refresh		100		100		100	μ s
t _{CAS}	Pulse duration, \overline{CASx} low (see Note 11)	10	10 000	18	10 000	20	10 000	ns
t _{CP}	Pulse duration, \overline{CASx} precharge time	10		10		10		ns
t _{RP}	Pulse duration, \overline{RAS} high (precharge)	40		50		60		ns
t _{RPS}	Precharge time after self refresh using \overline{RAS}	110		130		150		ns
t _{WP}	Pulse duration, write	10		10		10		ns
t _{ASC}	Setup time, column address before \overline{CASx} low	0		0		0		ns
t _{ASR}	Setup time, row address before \overline{RAS} low	0		0		0		ns
t _{DS}	Setup time, data (see Note 12)	0		0		0		ns
t _{RCS}	Setup time, \overline{W} high before \overline{CASx} low	0		0		0		ns
t _{CWL}	Setup time, \overline{W} low before \overline{CASx} high	15		18		20		ns
t _{RWL}	Setup time, \overline{W} low before \overline{RAS} high	15		18		20		ns
t _{WCS}	Setup time, \overline{W} low before \overline{CASx} low (early-write operation only)	0		0		0		ns
t _{WSR}	Setup time, \overline{W} high (CBR refresh only)	10		10		10		ns
t _{CAH}	Hold time, column address after \overline{CASx} low	10		15		15		ns
t _{DHR}	Hold time, data after \overline{RAS} low (see Note 13)	50		55		60		ns
t _{DH}	Hold time, data (see Note 12)	10		15		15		ns
t _{DAR}	Hold time, column address after \overline{RAS} low (see Note 13)	50		55		60		ns
t _{CLCH}	Hold time, \overline{CASx} low to \overline{CASx} high	5		5		5		ns
t _{RAH}	Hold time, row address after \overline{RAS} low	10		10		10		ns
t _{RGH}	Hold time, \overline{W} high after \overline{CASx} high (see Note 14)	0		0		0		ns
t _{RRH}	Hold time, \overline{W} high after \overline{RAS} high (see Note 14)	0		0		0		ns
t _{WCH}	Hold time, \overline{W} low after \overline{CASx} low (early-write operation only)	10		15		15		ns
t _{WCR}	Hold time, \overline{W} low after \overline{RAS} low (see Note 13)	50		55		60		ns
t _{WHR}	Hold time, \overline{W} high (CBR refresh only)	10		10		10		ns
t _{CHS}	Hold time, \overline{CASx} low after \overline{RAS} high (self refresh)	-50		-50		-50		ns
t _{OEH}	Hold time, \overline{OE} command	15		18		20		ns

NOTES: 8. All cycle times assume $t_T = 5$ ns.

9. To assure t_{PC} min, t_{ASC} should be $\geq t_{CP}$.

10. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.

11. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.

12. Referenced to the later of \overline{CASx} or \overline{W} in write operations

13. The minimum value is measured when t_{RCD} is set to t_{RCD} min as a reference.

14. Either t_{RRH} or t_{RGH} must be satisfied for a read cycle.


ADVANCE INFORMATION

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'4x460-60 '4x460P-60		'4x460-70 '4x460P-70		'4x460-80 '4x460P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{OED}	Hold time, \overline{OE} to data delay	15		18		20		ns
t _{ROH}	Hold time, \overline{RAS} referenced to \overline{OE}	10		10		10		ns
t _{AWD}	Delay time, column address to \overline{W} low (read-write operation only)	55		63		70		ns
t _{CHR}	Delay time, \overline{RAS} low to \overline{CASx} high (CBR refresh only)	10		10		10		ns
t _{CRP}	Delay time, \overline{CASx} high to \overline{RAS} low	0		0		0		ns
t _{CSH}	Delay time, \overline{RAS} low to \overline{CASx} high	60		70		80		ns
t _{CSR}	Delay time, \overline{CASx} low to \overline{RAS} low (CBR refresh only)	5		5		5		ns
t _{CWD}	Delay time, \overline{CASx} low to \overline{W} low (read-write operation only)	40		46		50		ns
t _{RAD}	Delay time, \overline{RAS} low to column addresses (see Note 15)	15	30	15	35	15	40	ns
t _{RAL}	Delay time, column address to \overline{RAS} high	30		35		40		ns
t _{CAL}	Delay time, column address to \overline{CASx} high	30		35		40		ns
t _{RCD}	Delay time, \overline{RAS} low to \overline{CASx} low (see Note 15)	20	45	20	52	20	60	ns
t _{RPC}	Delay time, \overline{RAS} high to \overline{CASx} low	0		0		0		ns
t _{RSH}	Delay time, \overline{CASx} low to \overline{RAS} high	15		18		20		ns
t _{RWD}	Delay time, \overline{RAS} low to \overline{W} low (read-write operation only)	85		98		110		ns
t _{REF}	Refresh time interval	'4x460		16		16		ms
		'4x460P		128		128		ms
t _T	Transition time	2	30	2	30	2	30	ns

NOTE 15: The maximum value is specified only to assure access time.

PARAMETER MEASUREMENT INFORMATION




DEVICE	VCC (V)	R1 (Ω)	R2 (Ω)	VTH (V)	RL (Ω)
46460/P	3.3	1178	868	1.4	500
44460/P	5	828	295	1.31	218

Figure 1. Load Circuits for Timing Parameters

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. To hold the address latched by the first CAS_x going low, the parameter t_{CLCH} must be met.
 B. t_{CAC} is measured from CAS_x to its corresponding DQ_x .
 C. Output can go from high-impedance to an invalid-data state prior to the specified access time.
 D. CAS_x order is arbitrary.

Figure 2. Read-Cycle Timing (see Note D)


ADVANCE INFORMATION



TMS44460, TMS44460P, TMS46460, TMS46460P
1048576-WORD BY 4-BIT
DYNAMIC RANDOM-ACCESS MEMORIES

SMHS564A - MARCH 1995 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. To hold the address latched by the first \overline{CAS}_x going low, the parameter t_{CLCH} must be met.
 B. \overline{CAS}_x order is arbitrary.


Figure 3. Early-Write-Cycle Timing (see Note B)



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

ADVANCE INFORMATION

PARAMETER MEASUREMENT INFORMATION



ADVANCE INFORMATION

- NOTES: A. To hold the address latched by the first CASx going low, the parameter tCLCH must be met.
 B. Referenced to the later of either the first CASx or W in write operations.
 C. CASx order is arbitrary.


Figure 4. Write-Cycle Timing (see Note C)



TMS44460, TMS44460P, TMS46460, TMS46460P
 1048576-WORD BY 4-BIT
 DYNAMIC RANDOM-ACCESS MEMORIES

SMHS564A - MARCH 1995 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION



ADVANCE INFORMATION


- NOTES: A. To hold the address latched by the first $\overline{\text{CAS}}_x$ going low, the parameter t_{CLCH} must be met.
 B. t_{CAC} is measured from CAS_x to its corresponding DQ_x .
 C. CAS_x order is arbitrary.

Figure 5. Read-Write/Read-Modify-Write-Cycle Timing (see Note C)



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION



ADVANCE INFORMATION


- NOTES: A. To hold the address latched by the first $\overline{\text{CAS}}_x$ going low, the parameter t_{CLCH} must be met.
 B. t_{CAC} is measured from $\overline{\text{CAS}}_x$ to its corresponding DQ $_x$.
 C. Access time is t_{CPA} or t_{AA} dependent.
 D. Output can go from high-impedance to an invalid-data state prior to the specified access time.
 E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
 F. $\overline{\text{CAS}}_x$ order is arbitrary.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing (see Notes E and F)



PARAMETER MEASUREMENT INFORMATION

ADVANCE INFORMATION




- NOTES:
- A. To hold the address latched by the first $\overline{\text{CAS}}_x$ going low, the parameter t_{CLCH} must be met.
 - B. Referenced to the later of either the first $\overline{\text{CAS}}_x$ or $\overline{\text{W}}$ in write operations.
 - C. $\overline{\text{CAS}}_x$ order is arbitrary.
 - D. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION



ADVANCE INFORMATION

- NOTES: A. To hold the address latched by the first \overline{CAS}_x going low, the parameter t_{CLCH} must be met.
 B. t_{CAC} is measured from \overline{CAS}_x to its corresponding DQ_x .
 C. \overline{CAS}_x order is arbitrary.
 D. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Modify-Write Cycle Timing



PARAMETER MEASUREMENT INFORMATION




Figure 9. RAS-Only Refresh-Cycle Timing

ADVANCE INFORMATION



PARAMETER MEASUREMENT INFORMATION




Figure 10. Automatic CBR Refresh-Cycle Timing




Figure 11. Self-Refresh-Cycle Timing

ADVANCE INFORMATION



PARAMETER MEASUREMENT INFORMATION

ADVANCE INFORMATION





Figure 12. Hidden-Refresh-Cycle (Read) Timing



PARAMETER MEASUREMENT INFORMATION



ADVANCE INFORMATION

Figure 13. Hidden-Refresh-Cycle (Write) Timing




TMS44460, TMS44460P, TMS46460, TMS46460P

1048576-WORD BY 4-BIT

DYNAMIC RANDOM-ACCESS MEMORIES

SMHS584A - MARCH 1995 - REVISED JUNE 1995

device symbolization (TMS44460 illustrated)



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443