

# LM3525 Single Port USB Power Switch and Over-Current Protection

Check for Samples: LM3525


### **FEATURES**

- Compatible with USB1.1 and USB 2.0
- 1 ms Fault Flag Delay During Hot-Plug Events
- Smooth Turn-On Eliminates Inrush Induced
  Voltage Drop
- UL Recognized Component: REF # 205202
- 1A Nominal Short Circuit Output Current Protects Notebook PC Power Supplies
- Thermal Shutdown Protects Device in Direct Short Condition
- 500mA Minimum Continuous Load Current
- Small SOIC-8 Package Minimizes Board Space
- 2.7V to 5.5V Input Voltage Range
- Switch Resistance  $\leq 120 \text{ m}\Omega$  Max. at V<sub>IN</sub> = 5V
- 1µA Max Standby Current
- 100 µA Max Operating Current
- Undervoltage Lockout (UVLO)

### **APPLICATIONS**

- Universal Serial Bus (USB) Root Hubs including Desktop and Notebook PC
- USB Monitor Hubs
- Other Self-Powered USB Hub Devices
- High Power USB Devices Requiring Inrush Limiting
- General Purpose High Side Switch
   Applications

#### **Typical Operating Circuit and Connection Diagram**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

### DESCRIPTION

The LM3525 provides Universal Serial Bus standard power switch and over-current protection for all host port applications. The single port device is ideal for Notebook PC and Handheld PC applications that supply power to one port.

A 1 ms delay on fault flag output prevents erroneous overcurrent reporting caused by inrush currents during the hot-plug events.

The LM3525 accepts an input voltage between 2.7V and 5.5V allowing use as a device-based inrush current limiter for 3.3V USB peripherals, as well as Root and Self-Powered Hubs at 5.5V. The Enable input accepts both 3.3V and 5.0V logic thresholds.

The small size, low  $R_{ON}$ , and 1 ms fault flag delay make the LM3525 a good choice for root hubs as well as ganged power control in space-critical self-powered hubs.



www.ti.com




Figure 1. LM3525M-L




Figure 2. LM3525M-H



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

I NC

#### Absolute Maximum Ratings (1)(2)

U	
Supply Voltage	-0.3V to 6.0V
Output Voltage	-0.3V to 6.0V
Voltage at All Other Pins	-0.3V to 5.5V
Power Dissipation $(T_A = 25^{\circ}C)^{(3)}$	700 mW
T <sub>JMAX</sub> <sup>(3)</sup>	150°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Electrical specifications do not apply when operating the device beyond its rated operating conditions. Products are not tested under negative Absolute Maximum conditions.

- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub> (maximum junction temperature), θ<sub>JA</sub> (junction to ambient thermal resistance), and T<sub>A</sub> (ambient temperature). The maximum allowable power dissipation at any temperature is P<sub>DMAX</sub> = (T<sub>JMAX</sub> T<sub>A</sub>)/θ<sub>JA</sub> or the number given in the Absolute Maximum Ratings, which ever is lower. The thermal resistance θ<sub>JA</sub> of the LM3525 in the SOIC-8 package is 150°C/W.

#### **Operating Ratings**

Supply Voltage Range	2.7 to 5.5V
Operating Ambient Range	−40°C to +85°C
Operating Junction Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 5 seconds)	260°C
ESD Rating <sup>(1)</sup>	2 kV

(1) The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.

www.ti.com

#### **DC Electrical Characteristics**

Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface** type apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = 5.0$ V,  $\overline{EN} = 0$ V (LM3525-L) or  $EN = V_{IN}$  (LM3525-H).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
R <sub>ON</sub>	On-Resistance	IN to Out pins $V_{IN} = 5V$ $V_{IN} = 2.7V$		80 120	120 160	mΩ
I <sub>OUT</sub>	OUT pins continuous output current		0.5			А
I <sub>SC</sub>	Short Circuit Output Current	See <sup>(1)</sup>	0.5	1.0	1.5	А
I <sub>LEAK</sub>	OUT pins Output Leakage Current	EN = V <sub>IN</sub> (LM3525-L) or EN = GND (LM3525-H),		0.15	10	μA
OC <sub>THRESH</sub>	Over-current Threshold			2.25	3.2	А
		I <sub>FO</sub> = 10 mA, V <sub>IN</sub> = 5V		6	25	Ω
R <sub>FO</sub>	FLAG Output Resistance	I <sub>FO</sub> = 10 mA, V <sub>IN</sub> = 2.7V		8	40	
I <sub>EN</sub>	EN/EN Leakage Current	$\overline{EN}/EN = 0V \text{ or } \overline{EN}/EN = V_{IN}$	-0.5		0.5	μA
V <sub>IH</sub>	EN/EN Input Voltage	See <sup>(2)</sup>	2.4	1.9		V
V <sub>IL</sub>	EN/EN Input Voltage	See <sup>(2)</sup>		1.7	0.8	V
V <sub>UVLO</sub>	Under-Voltage Lockout	V <sub>IN</sub> = Increasing V <sub>IN</sub> = Decreasing		1.9 1.8		V
	Supply Current	Switch OFF		0.05	1	μA
IDDON	Supply Current	Switch ON		65	100	μA
Th <sub>SD</sub>	Overtemperature Shutdown Threshold <sup>(1)</sup>	$T_J$ Increasing $T_J$ Decreasing		135 125		℃ ℃
I <sub>FH</sub>	Error Flag Leakage Current	V <sub>FLAG</sub> = 5V		0.1	1	μA

Thermal shutdown will protect the device from permanent damage.
 For the LM3525-L, OFF is EN ≥ 2.4V and ON is EN ≤ 0.8V. For the LM3525-H, OFF is EN ≤ 0.8V and ON is EN ≥ 2.4V

#### **AC Electrical Characteristics**

Limits in standard typeface are for  $T_J = 25^{\circ}$ C, and limits in **boldface** type apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = 5.0V$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
tr	OUT Rise Time	$R_L = 10\Omega$		200		μs
t <sub>f</sub>	OUT Fall Time	$R_{L} = 10\Omega$		20		μs
t <sub>ON</sub>	Turn on Delay, EN to OUT	$R_{L} = 10\Omega$		200		μs
t <sub>OFF</sub>	Turn off Delay, EN to OUT	$R_L = 10\Omega$		20		μs
t <sub>OC</sub>	Over Current Flag Delay	R <sub>L</sub> = 0		1		ms



www.ti.com

### **TYPICAL APPLICATION CIRCUIT**

PIN DESCRIPTION

Pin Number	Pin Name	Pin Function
1	EN (LM3525-L) EN (LM3525-H)	Enable (Input): Logic-compatible enable input.
2	FLG	Fault Flag (Output): Active-low, open-drain output. Indicates overcurrent, UVLO and thermal shutdown.
3	GND	Ground
4, 5	NC	Not internally connected.
7	IN	Supply Input: This pin is the input to the power switch and the supply voltage for the IC.
6, 8	OUT	Switch Output: This pin is the output of the high side switch. Pins 6 & 8 must be tied together.





Figure 3. Typical Application Circuit



# www.ti.com $V_{IN} = 5.0$

#### **Typical Performance Characteristics**

 $V_{\text{IN}}$  = 5.0V,  $I_{\text{L}}$  = 500 mA,  $T_{\text{A}}$  = 25°C unless otherwise specified.






Figure 13.

6

www.ti.com



#### FUNCTIONAL DESCRIPTION

The LM3525-H and LM3525-L are high side P-Channel switches with active-high and active-low enable inputs, respectively. Fault conditions turn off and inhibit turn-on of the output transistor and activate the open-drain error flag transistor sinking current to the ground.

#### INPUT AND OUTPUT

IN (Input) is the power supply connection to the control circuitry and the source of the output MOSFET.

OUT (Output) is the drain of the output MOSFET. In a typical application circuit, current flows through the switch from IN to OUT towards the load.

If  $V_{OUT}$  is greater than  $V_{IN}$  when the switch is enabled, current will flow from OUT to IN since the MOSFET is bidirectional.

#### THERMAL SHUTDOWN

LM3525 is internally protected against excessive power dissipation. In the event of a shorted output or heavy loads that could elevate the die temperature to above approximately 135°C, the thermal shutdown circuit of the LM3525 will be activated and the power switch turned off.

The switch is turned on after die temperature drops by 10°C. This built-in temperature hysteresis prevents undesirable oscillation of the thermal protection circuit and allows the device to reset itself after it is cooled down.

#### UNDERVOLTAGE LOCKOUT

UVLO prevents the MOSFET switch from turning on until input voltage exceeds 1.9V.

UVLO shuts off the MOSFET switch and signals the fault flag if input voltage drops below 1.8V. UVLO functions only when device is enabled.

#### CURRENT LIMIT

The current limit circuit is designed to protect the system supply, the MOSFET switches and the load from damage caused by excessive currents. The current limit threshold is set internally to allow a minimum of 500 mA through the MOSFET but limit the maximum current to 1.0A typical.

#### FAULT FLAG

The fault flag is an open-drain output capable of sinking 10 mA load current to typically 60 mV above ground.

The fault flag is active (pulled low) when any of the following conditions are present: undervoltage, current limit, or thermal shutdown.

A 1ms delay in reporting fault condition prevents erroneous fault flags and eliminates the need for external RC delay network.

#### **Application Information**

#### FILTERING

The USB specification indicates that "no less than 120 µF tantalum capacitors" must be used on the output of each downstream port. This bulk capacitance provides the short-term transient current needed during a hot plugin. Current surges caused by the input capacitance of the down stream device could generate undesirable EMI signals. Ferrite beads in series with all power and ground lines are recommended to eliminate or significantly reduce EMI.

In selecting a ferrite bead, the DC resistance of the wire used must be kept to minimum to reduce the voltage drop.

A 0.01  $\mu$ F ceramic capacitor is recommended on each port directly between the V<sub>bus</sub> and ground pins to prevent EMI damage to other components during the hot - detachment.

Copyright © 2000–2013, Texas Instruments Incorporated



www.ti.com

Adequate capacitance must be connected to the input of the device to limit the input voltage drop during a hotplug event to less than 330 mV. For a few tens of  $\mu$ s, the host must supply the inrush current to the peripheral, charging its bulk capacitance to V<sub>bus</sub>. This current is initially supplied by the input capacitor. A 33  $\mu$ F 16V tantalum capacitor is recommended.

In choosing the capacitors, special attention must be paid to the Effective Series Resistance, ESR, of the capacitors to minimize the IR drop across the capacitor's ESR.

#### SOFT START

To eliminate the upstream voltage droop caused by the high in-rush current drawn by the output capacitors, the inrush current is internally limited to 1.0A.

#### TRANSIENT OVER-CURRENT DELAY

In USB applications, it is required that output bulk capacitance is utilized to support hot-plug events. During hotplug events, inrush currents may also cause the flag to go active. Since these conditions are not valid overcurrent faults, the USB controller must ignore the flag during these events.

High transient current is also generated when switch is enabled and large values of capacitance at the output have to be rapidly charged. The inrush currents created could exceed the short circuit current limit threshold of the device forcing it into the current limit mode. The capacitor is charged with the maximum available short circuit current set by the LM3525. The duration of the inrush current depends on the size of the output capacitance and load current. Since this is not a valid fault condition, the LM3525 delays the generation of the fault flag for 1 ms. If condition persists due to other causes such as a short, a fault flag is generated after a 1 ms delay has elapsed.

The LM3525's 1 ms delay in issuing the fault flag is adequate for most applications. If longer delays are required, an RC filter as shown in Figure 14 may be used.




Figure 14. Transient Fitter

#### PCB LAYOUT CONSIDERATIONS

In order to meet the USB requirements for voltage drop, droop and EMI, each component used in this circuit must be evaluated for its contribution to the circuit performance as shown in Figure 15. The PCB layout rules and guidelines must be followed.

- Place the switch as close to the USB connector as possible. Keep all V<sub>bus</sub> traces as short as possible and use at least 50-mil, 1 ounce copper for all V<sub>bus</sub> traces. Solder plating the traces will reduce the trace resistance.
- Avoid vias as much as possible. If vias are used, use multiple vias in parallel and/or make them as large as
  possible.
- Place the output capacitor and ferrite beads as close to the USB connector as possible.
- If ferrite beads are used, use wires with minimum resistance and large solder pads to minimize connection resistance.



SNVS051D-FEBRUARY 2000-REVISED MARCH 2013







Figure 15. Self-Powered Hub Per-Port Voltage Drop

### **Typical Applications**














Figure 18. Inrush Current-limit Application

SNVS051D-FEBRUARY 2000-REVISED MARCH 2013

Changes from Revision C (March 2013) to Revision D Page		
•	Changed layout of National Data Sheet to TI format	. 10



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM3525M-H	ACTIVE	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	3525 M-H	Samples
LM3525M-H/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	3525 M-H	Samples
LM3525M-L	ACTIVE	SOIC	D	8	95	TBD	Call TI	Call TI	-40 to 125	3525 M-L	Samples
LM3525M-L/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	3525 M-L	Samples
LM3525MX-H/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	3525 M-H	Samples
LM3525MX-L/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	3525 M-L	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



6-Feb-2020

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3525MX-H/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM3525MX-L/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

2-Sep-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3525MX-H/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM3525MX-L/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

# **D0008A**



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
   Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated