

# L6205

# DMOS DUAL FULL BRIDGE DRIVER


- OPERATING SUPPLY VOLTAGE FROM 8 TO 52V
- 5.6A OUTPUT PEAK CURRENT (2.8A DC)
- $R_{DS(ON)} 0.3\Omega$  TYP. VALUE @  $T_j = 25 \text{ °C}$
- OPERATING FREQUENCY UP TO 100KHz
- NON DISSIPATIVE OVERCURRENT PROTECTION
- PARALLELED OPERATION
- CROSS CONDUCTION PROTECTION
- THERMAL SHUTDOWN
- UNDER VOLTAGE LOCKOUT
- INTEGRATED FAST FREE WHEELING DIODES

#### **TYPICAL APPLICATIONS**


- BIPOLAR STEPPER MOTOR
- DUAL OR QUAD DC MOTOR

#### DESCRIPTION

The L6205 is a DMOS Dual Full Bridge designed for motor control applications, realized in MultiPower-



BCD technology, which combines isolated DMOS Power Transistors with CMOS and bipolar circuits on the same chip. Available in PowerDIP20 (16+2+2), PowerSO20 and SO20(16+2+2) packages, the L6205 features a non-dissipative protection of the high side PowerMOSFETs and thermal shutdown.



September 2003

# **BLOCK DIAGRAM**

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test conditions	Value	Unit
VS	Supply Voltage	$V_{SA} = V_{SB} = V_S$	60	V
V <sub>OD</sub>	Differential Voltage between $VS_A$ , $OUT1_A$ , $OUT2_A$ , $SENSE_A$ and $VS_B$ , $OUT1_B$ , $OUT2_B$ , $SENSE_B$	$V_{SA} = V_{SB} = V_S = 60V;$ $V_{SENSEA} = V_{SENSEB} = GND$	60	V
V <sub>BOOT</sub>	Bootstrap Peak Voltage	$V_{SA} = V_{SB} = V_S$	V <sub>S</sub> + 10	V
V <sub>IN</sub> ,V <sub>EN</sub>	Input and Enable Voltage Range		-0.3 to +7	V
V <sub>SENSEA,</sub> V <sub>SENSEB</sub>	Voltage Range at pins $SENSE_{A}$ and $SENSE_{B}$		-1 to +4	V
I <sub>S(peak)</sub>	Pulsed Supply Current (for each $V_S$ pin), internally limited by the overcurrent protection	$V_{SA} = V_{SB} = V_S;$ $t_{PULSE} < 1ms$	7.1	A
IS	RMS Supply Current (for each $V_S$ pin)	$V_{SA} = V_{SB} = V_S$	2.8	A
T <sub>stg</sub> , T <sub>OP</sub>	Storage and Operating Temperature Range		-40 to 150	°C

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Test Conditions	MIN	MAX	Unit
Vs	Supply Voltage	$V_{SA} = V_{SB} = V_S$	8	52	V
V <sub>OD</sub>	Differential Voltage Between VS <sub>A</sub> , OUT1 <sub>A</sub> , OUT2 <sub>A</sub> , SENSE <sub>A</sub> and VS <sub>B</sub> , OUT1 <sub>B</sub> , OUT2 <sub>B</sub> , SENSE <sub>B</sub>	V <sub>SA</sub> = V <sub>SB</sub> = V <sub>S</sub> ; V <sub>SENSEA</sub> = V <sub>SENSEB</sub>		52	V
V <sub>SENSEA,</sub> V <sub>SENSEB</sub>	Voltage Range at pins $SENSE_{A}$ and $SENSE_{B}$	(pulsed t <sub>W</sub> < t <sub>rr</sub> ) (DC)	-6 -1	6 1	V V
lout	RMS Output Current			2.8	А
Тj	Operating Junction Temperature		-25	+125	°C
f <sub>sw</sub>	Switching Frequency			100	KHz

**57** 

#### THERMAL DATA

Symbol	Description	PowerDIP20	SO20	PowerSO20	Unit
R <sub>th-j-pins</sub>	MaximumThermal Resistance Junction-Pins	12	14	-	°C/W
R <sub>th-j-case</sub>	Maximum Thermal Resistance Junction-Case	-	-	1	°C/W
R <sub>th-j-amb1</sub>	MaximumThermal Resistance Junction-Ambient <sup>1</sup>	40	51	-	°C/W
R <sub>th-j-amb1</sub>	Maximum Thermal Resistance Junction-Ambient <sup>2</sup>	-	-	35	°C/W
R <sub>th-j-amb1</sub>	MaximumThermal Resistance Junction-Ambient <sup>3</sup>	-	-	15	°C/W
R <sub>th-j-amb2</sub>	Maximum Thermal Resistance Junction-Ambient <sup>4</sup>	56	77	62	°C/W


(1) Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the bottom side of 6cm<sup>2</sup> (with a thickness of 35µm).

(2) (3)

Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the top side of 6cm<sup>2</sup> (with a thickness of 35µm). Mounted on a multi-layer FR4 PCB with a dissipating copper surface on the top side of 6cm<sup>2</sup> (with a thickness of 35µm), 16 via holes and a ground layer.

Mounted on a multi-layer FR4 PCB without any heat sinking surface on the board. (4)

#### PIN CONNECTIONS (Top View)



#### (5) The slug is internally connected to pins 1,10,11 and 20 (GND pins).

57

## L6205

# **PIN DESCRIPTION**

PACKAGE				
SO20/ PowerDIP20 PowerSO20		Name	Туре	Function
PIN #	PIN #			
1	6	IN1 <sub>A</sub>	Logic Input	Bridge A Logic Input 1.
2	7	IN2 <sub>A</sub>	Logic Input	Bridge A Logic Input 2.
3	8	SENSEA	Power Supply	Bridge A Source Pin. This pin must be connected to Power Ground directly or through a sensing power resistor.
4	9	OUT1 <sub>A</sub>	Power Output	Bridge A Output 1.
5, 6, 15, 16	1, 10, 11, 20	GND	GND	Signal Ground terminals. In PowerDIP and SO packages, these pins are also used for heat dissipation toward the PCB.
7	12	OUT1 <sub>B</sub>	Power Output	Bridge B Output 1.
8	13	SENSEB	Power Supply	Bridge B Source Pin. This pin must be connected to Power Ground directly or through a sensing power resistor.
9	14	IN1 <sub>B</sub>	Logic Input	Bridge B Logic Input 1.
10	15	IN2 <sub>B</sub>	Logic Input	Bridge B Logic Input 2.
11	16	EN <sub>B</sub>	Logic Input <sup>(6)</sup>	Bridge B Enable. LOW logic level switches OFF all Power MOSFETs of Bridge B. This pin is also connected to the collector of the Overcurrent and Thermal Protection transistor to implement over current protection. If not used, it has to be connected to +5V through a resistor.
12	17	VBOOT	Supply Voltage	Bootstrap Voltage needed for driving the upper PowerMOSFETs of both Bridge A and Bridge B.
13	18	OUT2 <sub>B</sub>	Power Output	Bridge B Output 2.
14	19	VSB	Power Supply	Bridge B Power Supply Voltage. It must be connected to the supply voltage together with pin $VS_A$ .
17	2	VSA	Power Supply	Bridge A Power Supply Voltage. It must be connected to the supply voltage together with pin $VS_B$ .
18	3	OUT2 <sub>A</sub>	Power Output	Bridge A Output 2.
19	4	VCP	Output	Charge Pump Oscillator Output.
20	5	ENA	Logic Input <sup>(6)</sup>	Bridge A Enable. LOW logic level switches OFF all Power MOSFETs of Bridge A. This pin is also connected to the collector of the Overcurrent and Thermal Protection transistor to implement over current protection. If not used, it has to be connected to +5V through a resistor.

(6) Also connected at the output drain of the Overcurrent and Thermal protection MOSFET. Therefore, it has to be driven putting in series a resistor with a value in the range of  $2.2k\Omega - 180K\Omega$ , recommended  $100k\Omega$ 

**A7/** 

#### **ELECTRICAL CHARACTERISTICS**

 $(T_{amb} = 25 \text{ °C}, V_s = 48V, \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V <sub>Sth(ON)</sub>	Turn-on Threshold		6.6	7	7.4	V
V <sub>Sth(OFF)</sub>	Turn-off Threshold		5.6	6	6.4	V
IS	Quiescent Supply Current	All Bridges OFF; T <sub>j</sub> = -25°C to 125°C <sup>(7)</sup>		5	10	mA
T <sub>j(OFF)</sub>	Thermal Shutdown Temperature			165		°C

#### **Output DMOS Transistors**

R <sub>DS(ON)</sub>	High-Side Switch ON Resistance	T <sub>j</sub> = 25 °C		0.34	0.4	Ω
		T <sub>j</sub> =125 °C <sup>(7)</sup>		0.53	0.59	Ω
	Low-Side Switch ON Resistance	T <sub>j</sub> = 25 °C		0.28	0.34	Ω
		T <sub>j</sub> =125 °C <sup>(7)</sup>		0.47	0.53	Ω
I <sub>DSS</sub>	Leakage Current	EN = Low; OUT = V <sub>S</sub>			2	mA
		EN = Low; OUT = GND	-0.15			mA

#### **Source Drain Diodes**

V <sub>SD</sub>	Forward ON Voltage	I <sub>SD</sub> = 2.8A, EN = LOW	1.15	1.3	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>f</sub> = 2.8A	300		ns
t <sub>fr</sub>	Forward Recovery Time		200		ns

#### Logic Input

V <sub>IL</sub>	Low level logic input voltage		-0.3		0.8	V			
VIH	High level logic input voltage		2		7	V			
IIL	Low Level Logic Input Current	GND Logic Input Voltage	-10			μA			
IIH	High Level Logic Input Current	7V Logic Input Voltage			10	μA			
V <sub>th(ON)</sub>	Turn-on Input Threshold			1.8	2.0	V			
$V_{\text{th}(\text{OFF})}$	Turn-off Input Threshold		0.8	1.3		V			
V <sub>th(HYS)</sub>	Input Threshold Hysteresis		0.25	0.5		V			
Switching	Switching Characteristics								

#### 100 250 400 $I_{LOAD}$ =2.8A, Resistive Load ns Enable to out turn ON delay time (8) t<sub>D(on)EN</sub> Input to out turn ON delay time I<sub>LOAD</sub> =2.8A, Resistive Load 1.6 t<sub>D(on)IN</sub> μs (dead time included) I<sub>LOAD</sub> =2.8A, Resistive Load 250 Output rise time<sup>(8)</sup> 40 ns t<sub>RISE</sub> ILOAD =2.8A, Resistive Load 300 550 800 Enable to out turn OFF delay time (8) t<sub>D(off)EN</sub> ns

# ELECTRICAL CHARACTERISTICS (continued)

 $(T_{amb} = 25 \text{ °C}, V_s = 48V, \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
t <sub>D(off)</sub> IN	Input to out turn OFF delay time	I <sub>LOAD</sub> =2.8A, Resistive Load		600		ns
tFALL	Output Fall Time <sup>(8)</sup>	I <sub>LOAD</sub> =2.8A, Resistive Load	40		250	ns
t <sub>dt</sub>	Dead Time Protection		0.5	1		μs
f <sub>CP</sub>	Charge pump frequency	-25°C <t<sub>j &lt;125°C</t<sub>		0.6	1	MHz
<b>0</b>	cont Brotaction					

#### **Over Current Protection**

ISOVER	Input Supply Overcurrent Protection Threshold	$T_j = -25^{\circ}C$ to $125^{\circ}C$ <sup>(7)</sup>	4	5.6	7.1	A
R <sub>OPDR</sub>	Open Drain ON Resistance	I = 4mA		40	60	Ω
t <sub>OCD</sub> (ON)	OCD Turn-on Delay Time (9)	I = 4mA; C <sub>EN</sub> < 100pF		200		ns
tOCD(OFF)	OCD Turn-off Delay Time (9)	I = 4mA; C <sub>EN</sub> < 100pF		100		ns

(7) (8) (9) Tested at 25°C in a restricted range and guaranteed by characterization. See Fig. 1. See Fig. 2.

#### Figure 1. Switching Characteristic Definition





Figure 2. Overcurrent Detection Timing Definition



### CIRCUIT DESCRIPTION POWER STAGES and CHARGE PUMP


The L6205 integrates two independent Power MOS Full Bridges. Each Power MOS has an Rd-son=0.3ohm (typical value @ 25°C), with intrinsic fast freewheeling diode. Cross conduction protection is achieved using a dead time (td = 1 $\mu$ s typical) between the switch off and switch on of two Power MOS in one leg of a bridge.

Using N Channel Power MOS for the upper transistors in the bridge requires a gate drive voltage above the power supply voltage. The Bootstrapped (Vboot) supply is obtained through an internal Oscillator and few external components to realize a charge pump circuit as shown in Figure 3. The oscillator output (VCP) is a square wave at 600kHz (typical) with 10V amplitude. Recommended values/part numbers for the charge pump circuit are shown in Table1.

Table 1. Charge Pump External Components Values

C <sub>BOOT</sub>	220nF
CP	10nF
R <sub>P</sub>	100Ω
D1	1N4148
D2	1N4148

# Figure 3. Charge Pump Circuit




# LOGIC INPUTS


Pins IN1<sub>A</sub>, IN2<sub>A</sub>, IN1<sub>B</sub> and IN2<sub>B</sub> are TTL/CMOS and  $\mu$ C compatible logic inputs. The internal structure is shown in Fig. 4. Typical value for turn-on and turn-off thresholds are respectively Vthon=1.8V and Vthoff=1.3V.

Pins EN<sub>A</sub> and EN<sub>B</sub> have identical input structure with the exception that the drains of the Overcurrent and thermal protection MOSFETs (one for the Bridge A and one for the Bridge B) are also connected to these pins. Due to these connections some care needs to be taken in driving these pins. The EN<sub>A</sub> and EN<sub>B</sub> inputs may be driven in one of two configurations as shown in figures 5 or 6. If driven by an open drain (collector) structure, a pull-up resistor  $R_{EN}$  and a capacitor  $C_{EN}$  are connected as shown in Fig. 5. If the driver is a standard Push-Pull structure the resistor  $R_{EN}$  and the capacitor  $C_{EN}$  are connected as shown in Fig. 6. The resistor  $R_{EN}$  should be chosen in the range from 2.2k $\Omega$  to 180K $\Omega$ . Recommended values for  $R_{EN}$  and  $C_{EN}$  are respectively 100K $\Omega$  and 5.6nF. More information on selecting the values is found in the Overcurrent Protection section.


#### Figure 4. Logic Inputs Internal Structure











#### TRUTH TABLE

	INPUTS	OUTPUTS		
EN	IN1	IN2	OUT1	OUT2
L	Х	Х	High Z	High Z
Н	L	L	GND	GND
Н	Н	L	Vs	GND
Н	L	Н	GND	Vs
Н	Н	Н	Vs	Vs

**47/** 


X = Don't care

High Z = High Impedance Output

#### NON-DISSIPATIVE OVERCURRENT PROTECTION

The L6205 integrates an Overcurrent Detection Circuit (OCD). This circuit provides protection against a short circuit to ground or between two phases of the bridge. With this internal over current detection, the external current sense resistor normally used and its associated power dissipation are eliminated. Figure 7 shows a simplified schematic of the overcurrent detection circuit.

To implement the over current detection, a sensing element that delivers a small but precise fraction of the output current is implemented with each high side power MOS. Since this current is a small fraction of the output current there is very little additional power dissipation. This current is compared with an internal reference current  $I_{REF}$ . When the output current in one bridge reaches the detection threshold (typically 5.6A) the relative OCD comparator signals a fault condition. When a fault condition is detected, the EN pin is pulled below the turn off threshold (1.3V typical) by an internal open drain MOS with a pull down capability of 4mA. By using an external R-C on the EN pin, the off time before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs.



#### Figure 7. Overcurrent Protection Simplified Schematic

Figure 8 shows the Overcurrent Detection operation. The Disable Time  $t_{DISABLE}$  before recovering normal operation can be easily programmed by means of the accurate thresholds of the logic inputs. It is affected whether by  $C_{EN}$  and  $R_{EN}$  values and its magnitude is reported in Figure 9. The Delay Time  $t_{DELAY}$  before turning off the bridge when an overcurrent has been detected depends only by  $C_{EN}$  value. Its magnitude is reported in Figure 10.

 $C_{EN}$  is also used for providing immunity to pin EN against fast transient noises. Therefore the value of  $C_{EN}$  should be chosen as big as possible according to the maximum tolerable Delay Time and the  $R_{EN}$  value should be chosen according to the desired Disable Time.

The resistor R<sub>EN</sub> should be chosen in the range from 2.2K $\Omega$  to 180K $\Omega$ . Recommended values for R<sub>EN</sub> and C<sub>EN</sub> are respectively 100K $\Omega$  and 5.6nF that allow obtaining 200 $\mu$ s Disable Time.




Figure 8. Overcurrent Protection Waveforms





Figure 9. t<sub>DISABLE</sub> versus C<sub>EN</sub> and R<sub>EN</sub> (V<sub>DD</sub> = 5V).

Figure 10.  $t_{DELAY}$  versus  $C_{EN}$  ( $V_{DD}$  = 5V).



# THERMAL PROTECTION

In addition to the Ovecurrent Protection, the L6205 integrates a Thermal Protection for preventing the device destruction in case of junction over temperature. It works sensing the die temperature by means of a sensible element integrated in the die. The device switch-off when the junction temperature reaches 165°C (typ. value) with 15°C hysteresis (typ. value).



### **APPLICATION INFORMATION**


A typical application using L6205 is shown in Fig. 11. Typical component values for the application are shown in Table 2. A high quality ceramic capacitor in the range of 100 to 200 nF should be placed between the power pins (VS<sub>A</sub> and VS<sub>B</sub>) and ground near the L6205 to improve the high frequency filtering on the power supply and reduce high frequency transients generated by the switching. The capacitors connected from the EN<sub>A</sub> and EN<sub>B</sub> inputs to ground set the shut down time for the Brgidge A and Bridge B respectively when an over current is detected (see Overcurrent Protection). The two current sources (SENSE<sub>A</sub> and SENSE<sub>B</sub>) should be connected to Power Ground with a trace length as short as possible in the layout. To increase noise immunity, unused logic pins (except EN<sub>A</sub> and EN<sub>B</sub>) are best connected to 5V (High Logic Level) or GND (Low Logic Level) (see pin description). It is recommended to keep Power Ground and Signal Ground separated on PCB.

C <sub>1</sub>	100uF
C <sub>2</sub>	100nF
C <sub>BOOT</sub>	220nF
C <sub>P</sub>	10nF
C <sub>ENA</sub>	5.6nF
C <sub>ENB</sub>	5.6nF

D <sub>1</sub>	1N4148
D <sub>2</sub>	1N4148
R <sub>ENA</sub>	100kΩ
R <sub>ENB</sub>	100kΩ
R <sub>P</sub>	100Ω

**A7** 

# Figure 11. Typical Application



### PARALLELED OPERATION


The outputs of the L6205 can be paralleled to increase the output current capability or reduce the power dissipation in the device at a given current level. It must be noted, however, that the internal wire bond connections from the die to the power or sense pins of the package must carry current in both of the associated half bridges. When the two halves of one full bridge (for example  $OUT1_A$  and  $OUT2_A$ ) are connected in parallel, the peak current rating is not increased since the total current must still flow through one bond wire on the power supply or sense pin. In addition, the over current detection senses the sum of the current in the upper devices of each bridge (A or B) so connecting the two halves of one bridge in parallel does not increase the over current detection threshold.

For most applications the recommended configuration is Half Bridge 1 of Bridge A paralleled with the Half Bridge 1 of the Bridge B, and the same for the Half Bridges 2 as shown in Figure 12. The current in the two devices connected in parallel will share very well since the  $R_{DS(ON)}$  of the devices on the same die is well matched.

In this configuration the resulting Bridge has the following characteristics.

- Equivalent Device: FULL BRIDGE
- $R_{DS(ON)} 0.15\Omega$  Typ. Value @  $T_J = 25^{\circ}C$
- 5.6A max RMS Load Current
- 11.2A OCD Threshold





To operate the device in parallel and maintain a lower over current threshold, Half Bridge 1 and the Half Bridge 2 of the Bridge A can be connected in parallel and the same done for the Bridge B as shown in Figure 13. In this configuration, the peak current for each half bridge is still limited by the bond wires for the supply and sense pins so the dissipation in the device will be reduced, but the peak current rating is not increased. This configuration, the resulting bridge has the following characteristics.

- Equivalent Device: FULL BRIDGE
- $R_{DS(ON)} 0.15\Omega$  Typ. Value @  $T_J = 25^{\circ}C$
- 2.8A max RMS Load Current
- 5.6A OCD Threshold







Figure 13. Parallel connection with lower Overcurrent Threshold

It is also possible to parallel the four Half Bridges to obtain a simple Half Bridge as shown in Fig. 14 The resulting half bridge has the following characteristics.

- Equivalent Device: HALF BRIDGE
- $R_{DS(ON)} 0.075\Omega$  Typ. Value @  $T_J = 25^{\circ}C$
- 5.6A max RMS Load Current
- 11.2A OCD Threshold

Figure 14. Paralleling the four Half Bridges




#### OUTPUT CURRENT CAPABILITY AND IC POWER DISSIPATION

In Fig. 15 and Fig. 16 are shown the approximate relation between the output current and the IC power dissipation using PWM current control driving two loads, for two different driving types:


- One Full Bridge ON at a time (Fig. 15) in which only one load at a time is energized.

– Two Full Bridges ON at the same time (Fig. 16) in which two loads at the same time are energized. For a given output current and driving type the power dissipated by the IC can be easily evaluated, in order to establish which package should be used and how large must be the on-board copper dissipating area to guarantee a safe operating junction temperature (125°C maximum).





#### Figure 16. IC Power Dissipation versus Output Current with Two Full Bridges ON at the same time.





#### THERMAL MANAGEMENT


In most applications the power dissipation in the IC is the main factor that sets the maximum current that can be deliver by the device in a safe operating condition. Therefore, it has to be taken into account very carefully. Besides the available space on the PCB, the right package should be chosen considering the power dissipation. Heat sinking can be achieved using copper on the PCB with proper area and thickness. Figures 18, 19 and 20 show the Junction-to-Ambient Thermal Resistance values for the PowerSO20, PowerDIP20 and SO20 packages.

For instance, using a PowerSO package with copper slug soldered on a 1.5 mm copper thickness FR4 board with  $6cm^2$  dissipating footprint (copper thickness of  $35\mu$ m), the  $R_{th\,j-amb}$  is about  $35^{\circ}C/W$ . Fig. 17 shows mounting methods for this package. Using a multi-layer board with vias to a ground plane, thermal impedance can be reduced down to  $15^{\circ}C/W$ .


#### Figure 17. Mounting the PowerSO package.























#### Figure 21. Typical Quiescent Current vs. Supply Voltage














#### Figure 25. Normalized R<sub>DS(ON)</sub> vs.Junction Temperature (typical value)





Figure 26. Typical Drain-Source Diode Forward ON Characteristic




#### L6205

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			3.6			0.142
a1	0.1		0.3	0.004		0.012
a2			3.3			0.130
a3	0		0.1	0.000		0.004
b	0.4		0.53	0.016		0.021
С	0.23		0.32	0.009		0.013
D (1)	15.8		16	0.622		0.630
D1	9.4		9.8	0.370		0.386
E	13.9		14.5	0.547		0.570
е		1.27			0.050	
e3		11.43			0.450	
E1 (1)	10.9		11.1	0.429		0.437
E2			2.9			0.114
E3	5.8		6.2	0.228		0.244
G	0		0.1	0.000		0.004
Н	15.5		15.9	0.610		0.626
h			1.1			0.043
L	0.8		1.1	0.031		0.043
N	8° (typ.)					
S	8° (max.)					
Т		10			0.394	


# **OUTLINE AND MECHANICAL DATA**




(1) "D and E1" do not include mold flash or protusions.
Mold flash or protusions shall not exceed 0.15mm (0.006")
Critical dimensions: "E", "G" and "a3".





DIM.	mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
a1	0.51			0.020			
В	0.85		1.40	0.033		0.055	
b		0.50			0.020		
b1	0.38		0.50	0.015		0.020	
D			24.80			0.976	
Е		8.80			0.346		
е		2.54			0.100		
e3		22.86			0.900		
F			7.10			0.280	
I			5.10			0.201	
L		3.30			0.130		
Z			1.27			0.050	





DIM.	mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α	2.35		2.65	0.093		0.104	
A1	0.1		0.3	0.004		0.012	
В	0.33		0.51	0.013		0.020	
с	0.23		0.32	0.009		0.013	
D	12.6		13	0.496		0.512	
E	7.4		7.6	0.291		0.299	
е		1.27			0.050		
н	10		10.65	0.394		0.419	
h	0.25		0.75	0.010		0.030	
L	0.4		1.27	0.016		0.050	
к	0° (min.)8° (max.)						





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

#### STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com