



SP2502L Series 3.3V 75A Diode Array




**Pinout**



SOIC-8 (Top View)

Note: Pinout diagrams above shown as device footprint on circuit board.

**Functional Block Diagram**



**Additional Information**



Datasheet



Resources



Samples

Life Support Note:

**Not Intended for Use in Life Support or Life Saving Applications**

The products shown herein are not designed for use in life sustaining or life saving applications unless otherwise expressly indicated.

**Description**

The SP2502L provides overvoltage protection for applications such as 10/100/1000 Base-T Ethernet and T3/E3 interfaces. This device has a low capacitance of only 5pF making it suitable for PHY side Ethernet protection and the capability to protect against both longitudinal and differential transients. Furthermore, the SP2502L is rated up to 100A (tp=2/10µs) making it suitable for line side protection as well against lightning transients as defined by GR-1089 (intra-building), ITU, YD/T, etc. The application schematic provides the connection information for a PHY side protection scheme of a single differential pair.


**Features**

- Lightning protection, IEC 61000-4-5, 75A (8/20µs)
- Low clamping voltage
- Low insertion loss, log-linear capacitance
- Combined longitudinal and metallic protection
- Clamping speed of nanoseconds
- SOIC-8 surface mount package (JEDEC MS-012)
- Lead-Free and RoHS-Compliant

**Applications**

- T1/E1 Line cards
- 10/100/1000 BaseT Ethernet
- T3/E3 and DS3 Interfaces
- STS-1 Interfaces

**Application Example**



The schematic shows protection for a single differential pair as part of a larger high-speed data interface such as Ethernet. The SP2502L provides both metallic (differential) and longitudinal (common mode) protection from lightning induced surge events as specified by regulatory standards such as Telcordia's GR-1089 CORE and ITU K.20 and 21.

The SP2502L protects against both positive and negative induced surge events while the TeleLink fuse provides overcurrent protection for the long term 50/60 Hz power fault events.

### Absolute Maximum Ratings

Parameter	Rating	Units
Peak Pulse Current (8/20μs)	75	A
Peak Pulse Power (8/20μs)	2100	W
IEC 61000-4-2, Direct Discharge	30	kV
IEC 61000-4-2, Air Discharge	30	kV
Telcordia GR 1089 (Intra-Building) (2/10μs)	100	A
ITU K.20 (5/310μs)	20	A

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### Thermal Information


Parameter	Rating	Units
SOIC Package	170	°C/W
Operating Temperature Range	-40 to 125	°C
Storage Temperature Range	-55 to 150	°C
Maximum Junction Temperature	150	°C
Maximum Lead Temperature (Soldering 20-40s) (SOIC - Lead Tips Only)	260	°C

### Electrical Characteristics (T<sub>OP</sub> = 25°C)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Reverse Stand-Off Voltage	V <sub>RWM</sub>	I <sub>T</sub> ≤ 1μA	-	-	3.3	V
Reverse Breakdown Voltage	V <sub>BR</sub>	I <sub>T</sub> = 2μA	3.3	-	-	V
Snap Back Voltage	V <sub>SB</sub>	I <sub>T</sub> = 50mA	3.3	-	-	V
Reverse Leakage Current	I <sub>R</sub>	V <sub>RWM</sub> = 3.3V	-	-	1	μA
Clamping Voltage, Line-Ground <sup>1</sup>	V <sub>C</sub>	I <sub>PP</sub> = 40A, t <sub>p</sub> = 8/20 μs	-	-	14	V
Clamping Voltage, Line-Ground <sup>1</sup>	V <sub>C</sub>	I <sub>PP</sub> = 75A, t <sub>p</sub> = 8/20 μs	-	-	20	V
Clamping Voltage, Line-Ground <sup>1</sup>	V <sub>C</sub>	I <sub>PP</sub> = 100A, t <sub>p</sub> = 2/10 μs	-	-	20	V
Dynamic Resistance, Line-Ground <sup>1</sup>	R <sub>DYN</sub>	(V <sub>C2</sub> - V <sub>C1</sub> ) / (I <sub>PP2</sub> - I <sub>PP1</sub> )	-	0.2	-	Ω
Clamping Voltage, Line-Line <sup>1</sup>	V <sub>C</sub>	I <sub>PP</sub> = 40A, t <sub>p</sub> = 8/20 μs	-	-	20	V
Clamping Voltage, Line-Line <sup>1</sup>	V <sub>C</sub>	I <sub>PP</sub> = 75A, t <sub>p</sub> = 8/20 μs	-	-	30	V
Clamping Voltage, Line-Line <sup>1</sup>	V <sub>C</sub>	I <sub>PP</sub> = 100A, t <sub>p</sub> = 2/10 μs	-	-	30	V
Dynamic Resistance, Line-Line <sup>1</sup>	R <sub>DYN</sub>	(V <sub>C2</sub> - V <sub>C1</sub> ) / (I <sub>PP2</sub> - I <sub>PP1</sub> )	-	0.3	-	Ω
Junction Capacitance <sup>1</sup>	C <sub>j</sub>	Line to Ground V <sub>R</sub> = 0V, f = 1MHz	-	5	8	pF
		Line to Line, V <sub>R</sub> = 0V, f = 1MHz	-	2.5	5	pF

1. Parameter is guaranteed by design and/or device characterization.


**Pulse Waveform**




**Clamping Voltage vs. I<sub>pp</sub>**




**Capacitance vs. Reverse Bias at 1MHz**



**Current Derating Curve**




**Non-Repetitive Peak Pulse Power vs. Pulse Time**




**Soldering Parameters**

<b>Reflow Condition</b>		Pb – Free assembly
<b>Pre Heat</b>	- Temperature Min ( $T_{s(min)}$ )	150°C
	- Temperature Max ( $T_{s(max)}$ )	200°C
	- Time (min to max) ( $t_s$ )	60 – 180 secs
<b>Average ramp up rate (Liquidus) Temp (<math>T_L</math>) to peak</b>		3°C/second max
<b><math>T_{s(max)}</math> to <math>T_L</math> - Ramp-up Rate</b>		3°C/second max
<b>Reflow</b>	- Temperature ( $T_L$ ) (Liquidus)	217°C
	- Temperature ( $t_L$ )	60 – 150 seconds
<b>Peak Temperature (<math>T_p</math>)</b>		260 <sup>+0/-5</sup> °C
<b>Time within 5°C of actual peak Temperature (<math>t_p</math>)</b>		20 – 40 seconds
<b>Ramp-down Rate</b>		6°C/second max
<b>Time 25°C to peak Temperature (<math>T_p</math>)</b>		8 minutes Max.
<b>Do not exceed</b>		260°C




**Part Marking System**



**Product Characteristics**

<b>Lead Plating</b>	Matte Tin
<b>Lead Material</b>	Copper Alloy
<b>Lead Coplanarity</b>	0.0004 inches (0.102mm)
<b>Substitute Material</b>	Silicon
<b>Body Material</b>	Molded Epoxy
<b>Flammability</b>	UL Recognized compound meeting flammability rating V-0


**Part Numbering System**



**Ordering Information**


Part Number	Package	Marking	Min. Order Qty.
SP2502LBTG	SOIC-8	SP2502	2500

**Package Dimensions — Mechanical Drawings and Recommended Solder Pad Outline**



Package	SOIC			
Pins	8			
JEDEC	MS-012			
Symbol	Millimetres		Inches	
	Min	Max	Min	Max
A	1.35	1.75	0.053	0.069
A1	0.10	0.25	0.004	0.010
A2	1.25	1.65	0.050	0.065
B	0.31	0.51	0.012	0.020
c	0.17	0.25	0.007	0.010
D	4.80	5.00	0.189	0.197
E	5.80	6.20	0.228	0.244
E1	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
L	0.40	1.27	0.016	0.050

**Embossed Carrier Tape & Reel Specification — SOIC Package**



Symbol	Millimetres		Inches	
	Min	Max	Min	Max
E	1.65	1.85	0.065	0.073
F	5.4	5.6	0.213	0.22
P2	1.95	2.05	0.077	0.081
D	1.5	1.6	0.059	0.063
D1	1.50 Min		0.059 Min	
P0	3.9	4.1	0.154	0.161
10P0	40.0 ± 0.20		1.574 ± 0.008	
W	11.9	12.1	0.468	0.476
P	7.9	8.1	0.311	0.319
A0	6.3	6.5	0.248	0.256
B0	5.1	5.3	0.2	0.209
K0	2	2.2	0.079	0.087
t	0.30 ± 0.05		0.012 ± 0.002	