

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



CY14C064PA CY14B064PA CY14E064PA

64-Kbit (8 K × 8) SPI nvSRAM with Real Time Clock

Features

- 64-Kbit nonvolatile static random access memory (nvSRAM)
 □ Internally organized as 8 K × 8
 - STORE to QuantumTrap nonvolatile elements initiated automatically on power-down (AutoStore) or by using SPI instruction (Software STORE) or HSB pin (Hardware STORE)
 - RECALL to SRAM initiated on power-up (Power Up RECALL) or by SPI instruction (Software RECALL)
 - Automatic STORE on power-down with a small capacitor
- High reliability
 - □ Infinite read, write, and RECALL cycles
 - 1 million STORE cycles to QuantumTrap
 - Data retention: 20 years at 85 °C
- Real time clock (RTC)
 - Full-featured RTC
 - Watchdog timer
 - Clock alarm with programmable interrupts
 - Backup power fail indication
 - Square wave output with programmable frequency (1 Hz, 512 Hz, 4096 Hz, 32.768 kHz)
 - Capacitor or battery backup for RTC
 - Backup current of 0.45 μA (typical)
- 40 MHz, and 104 MHz High-speed serial peripheral interface (SPI)
 - \square 40 MHz clock rate SPI write and read with zero cycle delay
 - 104 MHz clock rate SPI write and read (with special fast read instructions)
 - □ Supports SPI mode 0 (0,0) and mode 3 (1,1)
- SPI access to special functions
 - Nonvolatile STORE/RECALL
 - 8-byte serial number
 - D Manufacturer ID and Product ID
 - Sleep mode


Logic Block Diagram

- Write protection
 - Hardware protection using Write Protect (WP) pin
 Software protection using Write Disable instruction
 Software block protection for 1/4, 1/2, or entire array
- Low power consumption
 - Average active current of 3 mA at 40 MHz operation
 Average standby mode current of 250 μA
 - Sleep mode current of 8 μA
- Industry standard configurations
 - Operating voltages:
 - + CY14C064PA : V_{CC} = 2.4 V to 2.6 V
 - CY14B064PA : V_{CC} = 2.7 V to 3.6 V
 - CY14E064PA : V_{CC} = 4.5 V to 5.5 V
 - Industrial temperature
 - □ 16-pin small outline integrated circuit (SOIC) package
 - Restriction of hazardous substances (RoHS) compliant

Overview

The Cypress CY14X064PA combines a 64 Kbit nvSRAM^[1] with a full-featured RTC in a monolithic integrated circuit with serial SPI interface. The memory is organized as 8 K words of 8 bits each. The embedded nonvolatile elements incorporate the QuantumTrap technology, creating the world's most reliable nonvolatile memory. The SRAM provides infinite read and write cycles, while the QuantumTrap cells provide highly reliable nonvolatile storage of data. Data transfers from SRAM to the nonvolatile elements (STORE operation) takes place automatically at power-down. On power-up, data is restored to the SRAM from the nonvolatile memory (RECALL operation). You can also initiate the STORE and RECALL operations through SPI instruction.

For a complete list of related documentation, click here.



Note

1. This device will be referred to as nvSRAM throughout the document.

Cypress Semiconductor Corporation Document Number: 001-68249 Rev. *H 198 Champion Court

Contents


| Pinout | - |
|---|----|
| Pin Definitions | |
| Device Operation | |
| SRAM Write | 4 |
| SRAM Read | |
| STORE Operation | 4 |
| AutoStore Operation | |
| Software STORE Operation | 5 |
| Hardware STORE and HSB pin Operation | 5 |
| RECALL Operation | 5 |
| Hardware RECALL (Power Up) | 5 |
| Software RECALL | 5 |
| Disabling and Enabling AutoStore | 5 |
| Serial Peripheral Interface | 6 |
| SPI Overview | |
| SPI Modes | 7 |
| SPI Operating Features | 8 |
| Power-Up | |
| Power Down | |
| Active Power and Standby Power Modes | 8 |
| SPI Functional Description | |
| Status Register | 10 |
| Read Status Register (RDSR) Instruction | |
| Fast Read Status Register | |
| (FAST_RDSR) Instruction | 10 |
| Write Status Register (WRSR) Instruction | |
| Write Protection and Block Protection | |
| Write Enable (WREN) Instruction | |
| Write Disable (WRDI) Instruction | |
| Block Protection | |
| Hardware Write Protection (WP Pin) | |
| Memory Access | |
| Read Sequence (READ) Instruction | |
| Fast Read Sequence (FAST_READ) Instruction | |
| Write Sequence (WRITE) Instruction | |
| RTC Access | |
| READ RTC (RDRTC) Instruction | |
| Fast Read Sequence (FAST_RDRTC) Instruction | |
| WRITE RTC (WRTC) Instruction | |
| nvSRAM Special Instructions | 17 |
| Software STORE (STORE) Instruction | |
| Software RECALL (RECALL) Instruction | |
| AutoStore Enable (ASENB) Instruction | |
| AutoStore Disable (ASDISB) Instruction | |
| Special Instructions | |
| SLEEP Instruction | |
| Serial Number | |
| WRSN (Serial Number Write) Instruction | |
| RDSN (Serial Number Read) Instruction | |
| FAST RDSN | |
| (Fast Serial Number Read) Instruction | 19 |
| Device ID | |
| | |

| RDID (Device ID Read) Instruction | 20 |
|---|----|
| FAST_RDID (Fast Device ID Read) Instruction | 21 |
| HOLD Pin Operation | 21 |
| Real Time Clock Operation | |
| nvTIME Operation | |
| Clock Operations | |
| Reading the Clock | |
| Setting the Clock | |
| Backup Power | |
| Stopping and Starting the Oscillator | |
| Calibrating the Clock | |
| Alarm | |
| | |
| Watchdog Timer | |
| Programmable Square Wave Generator | |
| Power Monitor | |
| Backup Power Monitor | |
| Interrupts | |
| Interrupt Register | |
| Flags Register | |
| RTC External Components | 26 |
| PCB Design Considerations for RTC | 27 |
| Layout requirements | 27 |
| Maximum Ratings | |
| Operating Range | |
| DC Electrical Characteristics | |
| Data Retention and Endurance | |
| Capacitance | |
| Thermal Resistance | |
| AC Test Loads and Waveforms | |
| AC Test Conditions | |
| | |
| RTC Characteristics | |
| AC Switching Characteristics | |
| Switching Waveforms | |
| AutoStore or Power-Up RECALL | |
| Switching Waveforms | |
| Software Controlled STORE/RECALL Cycles | |
| Switching Waveforms | |
| Hardware STORE Cycle | 39 |
| Switching Waveforms | 39 |
| Ordering Information | 40 |
| Ordering Code Definitions | 40 |
| Package Diagram | |
| Acronyms | |
| Document Conventions | |
| Units of Measure | |
| Document History Page | |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | |
| Products | |
| PSoC® Solutions | |
| | |
| Cypress Developer Community | |
| Technical Support | 44 |



Pinout

Figure 1. 16-pin SOIC pinout



Pin Definitions

| Pin Name | I/O Type | Description |
|------------------------------------|--------------|---|
| CS | Input | Chip select: Activates the device when pulled LOW. Driving this pin HIGH puts the device in low power standby mode. |
| SCK | Input | Serial clock: Runs at speeds up to a maximum of f _{SCK} . Serial input is latched at the rising edge of this clock. Serial output is driven at the falling edge of the clock. |
| SI | Input | Serial input: Pin for input of all SPI instructions and data. |
| SO | Output | Serial output: Pin for output of data through SPI. |
| WP | Input | Write Protect: Implements hardware write protection in SPI. |
| HOLD | Input | HOLD pin: Suspends Serial Operation. |
| HSB | Input/Output | Hardware STORE Busy: Output: Indicates busy status of nvSRAM when LOW. After each Hardware and Software STORE operation HSB is driven HIGH for a short time (t _{HHHD}) with standard output high current and then a weak internal pull-up resistor keeps this pin HIGH (external pull-up resistor connection optional). Input: Hardware STORE implemented by pulling this pin LOW externally. |
| V _{CAP} | Power supply | AutoStore capacitor. Supplies power to the nvSRAM during power loss to STORE data from the SRAM to nonvolatile elements. If AutoStore is not needed, this pin must be left as No Connect. It must never be connected to ground. |
| V _{RTCcap} ^[2] | Power supply | Capacitor backup for RTC: Left unconnected if V _{RTCbat} is used. |
| V _{RTCbat} ^[2] | Power supply | Battery backup for RTC: Left unconnected if V _{RTCcap} is used. |
| Xout ^[2] | Output | Crystal output connection |
| Xin ^[2] | Input | Crystal input connection |
| INT/SQW ^[2] | Output | Interrupt output/calibration/square wave. Programmable to respond to the clock alarm, the watchdog timer, and the power monitor. Also programmable to either active HIGH (push or pull) or LOW (open drain). In calibration mode, a 512 Hz square wave is driven out. In the square wave mode, you may select a frequency of 1 Hz, 512 Hz, 4,096 Hz, or 32,768 Hz to be used as a continuous output. |
| NC | No connect | No connect. This pin is not connected to the die. |
| V _{SS} | Power supply | Ground |
| V _{CC} | Power supply | Power supply |

Note

2. Left unconnected if RTC feature is not used.



Device Operation

CY14X064PA is a 64-Kbit serial (SPI) nvSRAM memory with integrated RTC and SPI interface. All the reads and writes to nvSRAM happen to the SRAM, which gives nvSRAM the unique capability to handle infinite writes to the memory. The data in SRAM is secured by a STORE sequence that transfers the data in parallel to the nonvolatile QuantumTrap cells. A small capacitor (V_{CAP}) is used to AutoStore the SRAM data in nonvolatile cells when power goes down providing power-down data security. The QuantumTrap nonvolatile elements built in the reliable SONOS technology make nvSRAM the ideal choice for secure data storage.

In CY14X064PA, the 64-Kbit memory array is organized as 8 K words × 8 bits. The memory can be accessed through a standard SPI interface that enables very high clock speeds up to 40 MHz with zero cycle delay read and write cycles. This nvSRAM chip also supports 104 MHz SPI access speed with a special instruction for read operation. CY14X064PA supports SPI modes 0 and 3 (CPOL, CPHA = 0, 0 and 1, 1) and operates as SPI slave. The device is enabled using the Chip Select (CS) pin and accessed through Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins.

CY14X064PA provides the feature for hardware and software write protection through the WP pin and WRDI instruction. CY14X064PA also provides mechanisms for block write protection (1/4, 1/2, or full arr<u>ay) using BP0 and BP1 pins in the Status Register.</u> Further, the HOLD pin is used to suspend any serial communication without resetting the serial sequence.

CY14X064PA uses the standard SPI opcodes for memory access. In addition to the general SPI instructions for read and write, CY14X064PA provides four special instructions that allow access to four nvSRAM specific functions: STORE, RECALL, AutoStore Disable (ASDISB), and AutoStore Enable (ASENB).

The major benefit of nvSRAM over serial EEPROMs is that all reads and writes to nvSRAM are performed at the speed of SPI bus with zero cycle delay. Therefore, no wait time is required after any of the memory accesses. The STORE and RECALL operations need finite time to complete and all memory accesses are inhibited during this time. While a STORE or RECALL operation is in progress, the busy status of the device is indicated by the Hardware STORE Busy (HSB) pin and also reflected on the RDY bit of the Status Register.

SRAM Write

All writes to nvSRAM are carried out on the SRAM and do not use up any endurance cycles of the nonvolatile memory. This allows you to perform infinite write operations. A write cycle is performed through the WRITE instruction. The WRITE instruction is issued through the SI pin of the nvSRAM and consists of the WRITE opcode, two bytes of address, and one byte of data. Write to nvSRAM is done at SPI bus speed with zero cycle delay.

CY14X064PA allows burst mode writes to be performed through SPI. This enables write operations on consecutive addresses without issuing a new WRITE instruction. When the last address in memory is reached in burst mode, the address rolls over to 0x0000 and the device continues to write.

The SPI write cycle sequence is defined in the Memory Access section of SPI Protocol Description.

SRAM Read

A read cycle is performed at the SPI bus speed. The data is read out with zero cycle delay after the READ instruction is executed. READ instruction can be used upto 40 MHz clock speed. The READ instruction is issued through the SI pin of the nvSRAM and consists of the READ opcode and two bytes of address. The data is read out on the SO pin.

Speed higher than 40 MHz (up to 104 MHz) requires FAST_READ instruction. The FAST_READ instruction is issued through the SI pin of the nvSRAM and consists of the FAST_READ opcode, two bytes of address, and one dummy byte. The data is read out on the SO pin.

CY14X064PA enables burst mode reads to be performed through SPI. This enables reads on consecutive addresses without issuing a new READ instruction. When the last address in memory is reached in burst mode read, the address rolls over to 0x0000 and the device continues to read.

The SPI read cycle sequence is defined in the Memory Access section of SPI Protocol Description.

STORE Operation

STORE operation transfers the data from the SRAM to the nonvolatile QuantumTrap cells. The CY14X064PA STOREs data to the nonvolatile cells using one of the three STORE operations: AutoStore, activated on device power-down; Software STORE, activated by a <u>STORE</u> instruction; and Hardware STORE, activated by the HSB. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. After a STORE cycle is initiated, read/write to CY14X064PA is inhibited until the cycle is completed.

The HSB signal or the $\overline{\text{RDY}}$ bit in the Status Register can be monitored by the system to detect if a STORE or Software RECALL cycle is in progress. The busy status of nvSRAM is indicated by HSB being pulled LOW or RDY bit being set to '1'. To avoid unnecessary nonvolatile STOREs, AutoStore and Hardware STORE operations are ignored unless at least one write operation has taken place since the most recent STORE or RECALL cycle. However, software initiated STORE cycles are performed regardless of whether a write operation has taken place.

AutoStore Operation

The AutoStore operation is a unique feature of nvSRAM which automatically stores the SRAM data to QuantumTrap cells during power-down. This STORE makes use of an external capacitor (V_{CAP}) and enables the device to safely STORE the data in the nonvolatile memory when power goes down.


During normal operation, the device draws current from V_{CC} to charge the capacitor connected to the V_{CAP} pin. When the voltage on the V_{CC} pin drops below V_{SWITCH} during power-down, the device inhibits all memory accesses to nvSRAM and automatically performs a conditional STORE operation using the charge from the V_{CAP} capacitor. The AutoStore operation is not initiated if no write cycle has been performed since last RECALL.

Note If a capacitor is not connected to V_{CAP} pin, AutoStore must be disabled by issuing the AutoStore Disable instruction (AutoStore Disable (ASDISB) Instruction on page 17). If AutoStore is enabled without a capacitor on the V_{CAP} pin, the device attempts an AutoStore operation without sufficient charge



to complete the Store. This will corrupt the data stored in nvSRAM, Status Register as well as the serial number and it will unlock the SNL bit. To resume normal functionality, the WRSR instruction must be issued to update the nonvolatile bits BP0, BP1, and WPEN in the Status Register.

Figure 2 shows the proper connection of the storage capacitor (V_{CAP}) for AutoStore operation. Refer to DC Electrical Characteristics on page 32 for the size of the V_{CAP}



Software STORE Operation

Software STORE allows the user to trigger a STORE operation through a special SPI instruction. STORE operation is initiated by executing STORE instruction regardless of whether or not a write has been performed since the last NV operation.

A STORE cycle takes t_{STORE} time to complete, during which all the memory accesses to nv<u>SRA</u>M are inhibited. The RDY bit of the Status Register or the HSB pin may be polled to find the Ready/Busy status of the nvSRAM. After the t_{STORE} cycle time is completed, the SRAM is activated again for read and write operations.

Hardware STORE and HSB pin Operation

The $\overline{\text{HSB}}$ pin in CY14X064PA is used to control and acknowledge STORE operations. If no STORE/RECALL is in progress, this pin <u>can</u> be used to request a Hardware STORE cycle. When the HSB pin is driven LOW, the CY14X064PA conditionally initiates a STORE operation after t_{DELAY} duration. A STORE cycle starts only if a write to the SRAM has been performed since the last STORE or RECALL cycle. Reads and Writes to the memory are inhibited for t_{STORE} duration or as long as HSB pin is LOW. The HSB pin also acts as an open drain driver (internal 100 k Ω weak pull-up resistor) that is internally driven LOW to indicate a busy condition when the STORE (initiated by any means) is in progress.

Note After each Hardware and Software STORE operation, $\overline{\text{HSB}}$ is driven HIGH for a short time (t_{HHHD}) with standard output high current and then remains HIGH by an internal 100 k Ω pull-up resistor.

Note For successful last data byte STORE, a hardware STORE should be initiated at least one clock cycle after the last data bit D0 is received.

Upon completion of the STORE operation, the nvSRAM memory access is inhibited for t_{LZHSB} time after HSB pin returns HIGH. The HSB pin must be left unconnected if not used.

RECALL Operation

A RECALL operation transfers the data stored in the nonvolatile QuantumTrap elements to the SRAM. In CY14X064PA, a RECALL may be initiated in two ways: Hardware RECALL, initiated on power-up and Software RECALL, initiated by a SPI RECALL instruction.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared. Next, the nonvolatile information is transferred into the SRAM cells. All memory accesses are inhibited while a RECALL cycle is in progress. The RECALL operation does not alter the data in the nonvolatile elements.

Hardware RECALL (Power Up)

During power-up, when V_{CC} crosses V_{SWITCH} , an automatic RECALL sequence is initiated, which transfers the content of nonvolatile memory on to the SRAM. The data would previously have been stored on the nonvolatile memory through a STORE sequence.

A Power Up RECALL cycle takes t_{FA} time to complete and the memory access is disabled during this time. HSB pin is used to detect the Ready status of the device.

Software RECALL

Software RECALL allows you to initiate a RECALL operation to restore the content of nonvolatile memory on to the SRAM. In CY14X064PA, this can be done by issuing a RECALL instruction in SPI.

A Software RECALL takes t_{RECALL} time to complete during which all memory accesses to nvSRAM are inhibited. The controller must provide sufficient delay for the RECALL operation to complete before issuing any memory access instructions.

Disabling and Enabling AutoStore

If the application does not require the AutoStore feature, it can be disabled in CY14X064PA by using the ASDISB instruction. If this is done, the nvSRAM does not perform a STORE operation at power-down.

AutoStore can be re enabled by using the ASENB instruction. However, these operations are not nonvolatile and if you need this setting to survive the power cycle, a STORE operation must be performed following AutoStore Disable or Enable operation.

Note CY14X064PA comes from the factory with AutoStore Enabled and 0x00 written in all cells. If AutoStore is disabled and V_{CAP} is not required, then the V_{CAP} pin must be left open. The V_{CAP} pin must never be connected to ground. The Power Up RECALL operation cannot be disabled in any case.



Serial Peripheral Interface

SPI Overview

The SPI is a four-pin interface with Chip Select (\overline{CS}), Serial Input (SI), Serial Output (SO), and Serial Clock (SCK) pins. CY14X064PA provides serial access to nvSRAM through SPI interface. The SPI bus on CY14X064PA can run at speeds up to 104 MHz except RDRTC and READ instruction.

The SPI is a synchronous serial interface which uses clock and data pins for memory access and supports multiple devices on the data bus. A device on SPI bus is activated using the CS pin.

The relationship between chip select, clock, and data is dictated by the SPI mode. CY14X064PA supports SPI modes 0 and 3. In both these modes, data is clocked into the nvSRAM on <u>the</u> rising edge of SCK starting from the first rising edge after CS goes active.

The SPI protocol is controlled by opcodes. These opcodes specify the commands from the bus master to the slave device. After \overline{CS} is activated the first byte transferred from the bus master is the opcode. Following the opcode, any addresses and data are then transferred. The \overline{CS} must go inactive after an operation is complete and before a new opcode can be issued.

The commonly used terms used in SPI protocol are given below:

SPI Master

The SPI master device controls the operations on a SPI bus. A SPI bus may have only one master with one or more slave devices. All the slaves share the same SPI bus lines and the master may select any of the slave devices using the CS pin. All the operations must be initiated by the master activating a slave device by pulling the CS pin of the slave LOW. The master also generates the SCK and all the data transmission on SI and SO lines are synchronized with this clock.

SPI Slave

The SPI slave device is activated by the master through the Chip Select line. A slave device gets the SCK as an input from the SPI master and all the communication is synchronized with this clock. SPI slave never initiates a communication on the SPI bus and acts on the instruction from the master.

CY14X064PA operates as a slave device and may share the SPI bus with multiple CY14X064PA devices or other SPI devices.

Chip Select (CS)

For selecting any <u>slave</u> device, the master needs to pull down the corresponding CS pin. <u>Any</u> instruction can be issued to a slave device only while the CS pin is LOW.

The CY14X064PA is selected when the \overline{CS} pin is LOW. When the device is not selected, data through the SI pin is ignored and the serial output pin (SO) remains in a high-impedance state.

Note A new instruction must begin with the falling edge of \overline{CS} . Therefore, only one opcode can be issued for each active Chip Select cycle.

Serial Clock (SCK)

Serial clock is generated by the SPI master and the communication is synchronized with this clock after CS goes LOW.

CY14X064PA allows SPI modes 0 and 3 for data communication. In both these modes, the inputs are latched by the slave device on the rising edge of SCK and outputs are issued on the falling edge. Therefore, the first rising edge of SCK signifies the arrival of the first bit (MSB) of SPI instruction on the SI pin. Further, all data inputs and outputs are synchronized with SCK.

Data Transmission SI/SO

SPI data bus consists of two lines, SI and SO, for serial data communication. The SI is also referred to as Master Out Slave In (MOSI) and SO is referred to as Master In Slave Out (MISO). The master issues instructions to the slave through the SI pin, while the slave responds through the SO pin. Multiple slave devices may share the SI and SO lines as described earlier.

CY14X064PA has two separate pins for SI and SO, which can be connected with the master as shown in Figure 3 on page 7.

Most Significant Bit (MSB)

The SPI protocol requires that the first bit to be transmitted is the Most Significant Bit (MSB). This is valid for both address and data transmission.

The 64-Kbit serial nvSRAM requires a 2-byte address for any read or write operation. However, since the address is only 13 bits, it implies that the first three bits which are fed in are ignored by the device. Although these three bits are 'don't care', Cypress recommends that these bits are treated as 0s to enable seamless transition to higher memory densities.

Serial Opcode

After the slave device is selected with \overline{CS} going LOW, the first byte received is treated as the opcode for the intended operation.

CY14X064PA uses the standard opcodes for memory accesses. In addition to the memory accesses, CY14X064PA provides additional opcodes for the nvSRAM specific functions: STORE, RECALL, AutoStore Enable, and AutoStore Disable. Refer to Table 1 on page 9 for details on opcodes.

Invalid Opcode

If an invalid opcode is received, the opcode is ignored and the device ignores any <u>add</u>itional serial data on the SI pin until the next falling edge of CS and the SO pin remains tri-stated.

Status Register

CY14X064PA has an 8-bit Status Register. The bits in the Status Register are used to configure the SPI bus. These bits are described in the Table 3 on page 10.







Figure 3. System Configuration Using SPI nvSRAM

SPI Modes

CY14X064PA device may be driven by a microcontroller with its SPI peripheral running in either of these two modes:


- SPI Mode 0 (CPOL=0, CPHA=0)
- SPI Mode 3 (CPOL=1, CPHA=1)

For both these modes, the input data is latched in on the rising edge of SCK starting from the first rising edge after \overline{CS} goes active. If the clock starts from a high state (in mode 3), the first rising edge after the clock toggles is considered. The output data is available on the falling edge of SCK.




- SCK remains at 0 for Mode 0
- SCK remains at 1 for Mode 3

CPOL and CPHA bits must be set in the SPI controller for the either Mode 0 or Mode 3. CY14X064PA detects the SPI mode from the status of SCK pin when device is selected by bringing the CS pin LOW. If SCK pin is LOW when the device is selected, SPI Mode 0 is assumed and if SCK pin is HIGH, CY14X064PA works in SPI Mode 3.









SPI Operating Features

Power-Up

Power-up is defined as the condition when the power supply is turned on and V_{CC} crosses V_{switch} voltage.

As described earlier, at power-up nvSRAM performs a Power-Up RECALL operation for t_{FA} <u>dura</u>tion during which, all memory accesses are disabled. The HSB pin can be probed to check the Ready/Busy status of nvSRAM after power-up.

The following are the device status after power-up.

- Selected (Active power mode) if CS pin is LOW
- Deselected (Standby power mode) if CS pin is HIGH
- Not in the Hold condition
- Status Register state:
 - □ Write Enable (WEN) bit is reset to '0'.
 - □ WPEN, BP1, BP0 unchanged from previous STORE operation.

The WPEN, BP1, and BP0 bits of the Status Register are nonvolatile bits and remain unchanged from the previous STORE operation.

Power Down

At power-down (continuous decay of V_{CC}), when V_{CC} drops from the normal operating voltage and below the V_{SWITCH} threshold voltage, the device stops responding to any instruction sent to it. If a write cycle is in progress and the last data bit D0 has been received when the power goes down, it is allowed t_{DELAY} time to complete the write. After this, all memory accesses are inhibited and a conditional AutoStore operation is performed (AutoStore is not performed if no writes have happened since the last RECALL cycle). This feature prevents inadvertent writes to nvSRAM from happening during power-down. However, to avoid the possibility of inadvertent writes during power-down, ensure that <u>the</u> device is deselected and is in standby power mode and the CS follows the voltage applied on V_{CC}.

Active Power and Standby Power Modes

When \overline{CS} is LOW, the device is selected and is in the active power mode. The device consumes I_{CC} current, <u>as</u> specified in DC Electrical Characteristics on page 32. When CS is HIGH, the device is deselected and the device goes into the standby power mode after t_{SB} time if a STORE or RECALL cycle is not in progress. If a STORE/RECALL cycle is in progress, the device goes into the standby power mode after the STORE/RECALL cycle is completed. In the standby power mode the current drawn by the device drops to I_{SB}.



SPI Functional Description

The CY14X064PA uses an 8-bit instruction register. Instructions and their operation codes are listed in Table 3. All instructions, addresses, and data are transferred with the MSB first and start with a <u>HIGH to LOW CS transition</u>. There are, in all, 21 SPI instructions that provide access to most of the functions in nvSRAM. Further, the WP, HOLD, and HSB pins provide additional functionality driven through hardware.

Table 1. Instruction Set

| Instruction Category | Instruction Name | Opcode | Operation |
|------------------------------------|------------------|-----------|--|
| Status Register Control Instru | ctions | | |
| | RDSR | 0000 0101 | Read Status Register |
| Status Register access | FAST_RDSR | 0000 1001 | Fast Status Register read - SPI clock > 40 MHz |
| | WRSR | 0000 0001 | Write Status Register |
| Write protection and block | WREN | 0000 0110 | Set Write Enable latch |
| protection | WRDI | 0000 0100 | Reset Write Enable latch |
| SRAM Read/Write Instructions | S | | |
| | READ | 0000 0011 | Read data from memory array |
| Memory access | FAST_READ | 0000 1011 | Fast read - SPI clock > 40 MHz |
| | WRITE | 0000 0010 | Write data to memory array |
| RTC Read/Write Instructions | | | |
| | RDRTC | 0001 0011 | Read RTC registers |
| RTC access | FAST_RDRTC | 0001 1101 | Fast RTC register read - SPI clock > 25 MHz |
| | WRTC | 0001 0010 | Write RTC registers |
| Special NV Instructions | | | |
| | STORE | 0011 1100 | Software STORE |
| nyCDAM analial functions | RECALL | 0110 0000 | Software RECALL |
| nvSRAM special functions | ASENB | 0101 1001 | AutoStore enable |
| | ASDISB | 0001 1001 | AutoStore disable |
| Special Instructions | | | |
| Sleep | SLEEP | 1011 1001 | Sleep mode enable |
| | WRSN | 1100 0010 | Write serial number |
| Serial number | RDSN | 1100 0011 | Read serial number |
| | FAST_RDSN | 1100 1001 | Fast serial number read - SPI clock > 40 MHz |
| | RDID | 1001 1111 | Read manufacturer JEDEC ID and product ID |
| Device ID read | FAST_RDID | 1001 1001 | Fast manufacturer JEDEC ID and product ID Read - SPI clock > 40 MHz |
| Reserved | - Reserved - | 0001 1110 | |

The SPI instructions in CY14X064PA are divided based on their functionality in these types:

- Status Register access: RDSR, FAST_RDSR and WRSR instructions
- Write protection and block protection: WREN and WRDI instructions along with WP pin and WEN, BP0, and BP1 bits
- □ SRAM Read/Write instructions
 - Memory access: READ, FAST_READ, and WRITE instructions

□ RTC Read/Write instructions

- RTC access: RDRTC, FAST_RDRTC and WRTC instructions
- Special NV instructions
 - nvSRAM special instructions: STORE, RECALL, ASENB, and ASDISB
- □ Special instructions: SLEEP, WRSN, RDSN, FAST_RDSN, RDID, FAST_RDID

[□] Status Register control instructions:



Status Register

The Status Register bits <u>are listed in Table 2</u>. The Status Register consists of a Ready bit (RDY) and data protection bits BP1, BP0, WEN, and WPEN. The RDY bit can be polled to check the Ready/Busy status while a nvSRAM STORE or Software RECALL cycle is in progress. The Status Register can be modified by WRSR instruction and read by RDSR or FAST_RDSR instruction. However, only the WPEN, BP1, and BP0 bits of the Status Register can be modified by using the WRSR instruction. The WRSR instruction has no effect on WEN

and $\overline{\text{RDY}}$ bits. The default value shipped from the factory for WEN, BP0, BP1, bits 4 -5, SNL and WPEN is '0'.

SNL (bit 6) of the Status Register is used to lock the serial number written using the WRSN instruction. The serial number can be written using the WRSN instruction multiple times while this bit is still '0'. When set to '1', this bit prevents any modification to the serial number. This bit is factory programmed to '0' and can only be written to once. After this bit is set to '1', it can never be cleared to '0'.

Table 2. Status Register Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------|---------|-------|-------|---------|---------|---------|-------|
| WPEN (0) | SNL (0) | X (0) | X (0) | BP1 (0) | BP0 (0) | WEN (0) | RDY |

Table 3. Status Register Bit Definition

| Bit | Definition | Description |
|-------------|--------------------------|--|
| Bit 0 (RDY) | Ready | Read only bit indicates the ready status of device to perform a memory access. This bit is set to '1' by the device while a STORE or Software RECALL cycle is in progress. |
| Bit 1 (WEN) | Write Enable | WEN indicates if the device is write enabled. This bit defaults to 0 (disabled) on power-up. WEN = '1'> Write enabled WEN = '0'> Write disabled |
| Bit 2 (BP0) | Block Protect bit '0' | Used for block protection. For details see Table 4 on page 12. |
| Bit 3 (BP1) | Block Protect bit '1' | Used for block protection. For details see Table 4 on page 12. |
| Bit 4-5 | Don't care | These bits are non-writable and always return '0' upon read. |
| Bit 6 (SNL) | Serial Number Lock | Set to '1' for locking serial number |
| Bit 7(WPEN) | Write Protect Enable bit | Used for enabling the function of Write Protect Pin (\overline{WP}). For details see Table 5 on page 12. |

Read Status Register (RDSR) Instruction

The Read Status Register instruction provides access to the Status Register at SPI frequency up to 40 MHz. This instruction is used to probe the Write Enable status of the device or the Ready status of the device. RDY bit is set by the device to '1' whenever a STORE or Software RECALL cycle is in progress. The block protection and WPEN bits indicate the extent of protection employed.

This instruction is issued after the falling edge of \overline{CS} using the opcode for RDSR.

Fast Read Status Register (FAST_RDSR) Instruction

The FAST_RDSR instruction allows you to read the Status Register at SPI frequency above 40 MHz and up to 104 MHz (max). This instruction is used to probe the Write Enable status of the device or the Ready status of the device. RDY bit is set by the device to '1' whenever a STORE or Software RECALL cycle is in progress. The block protection and WPEN bits indicate the extent of protection employed.

This instruction is issued after the falling edge of \overline{CS} using the opcode for RDSR followed by a dummy byte.


Write Status Register (WRSR) Instruction

The WRSR instruction enables the user to write to the Status Register. However, this instruction cannot be used to modify bit 0 (RDY), bit 1 (WEN) and bits 4-5. The BP0 and BP1 bits can be used to select one of four levels of block protection. Further, \underline{WPEN} bit must be set to '1' to enable the use of Write Protect (WP) pin.

WRSR instruction is a write instruction and needs writes to be enabled (WEN bit set to '1') using the WREN instruction before it is issued. The instruction is issued after the falling edge of CS using the opcode for WRSR followed by eight bits of data to be stored in the Status Register. WRSR instruction can be used to modify only bits 2, 3, 6 and 7 of the Status Register.

Note In CY14X064PA, the values written to Status Register are saved to nonvolatile memory only after a STORE operation. If AutoStore is disabled, any modifications to the Status Register must be secured by performing a Software STORE operation.





Write Protection and Block Protection

CY14X064PA provides features for both software and hardware write protection using WRDI instruction and WP. Additionally, this device also provides block protection mechanism through BP0 and BP1 pins of the Status Register.

The write enable and disable status of the device is indicated by WEN bit of the Status Register. The write instructions (WRSR, WRITE, WRTC and WRSN) and nvSRAM special instruction (STORE, RECALL, ASENB, ASDISB) need the write to be enabled (WEN bit = '1') before they can be issued.


Write Enable (WREN) Instruction

On power-up, the device is always in the write disable state. The following WRITE, WRSR, WRTC, WRSN or nvSRAM special

instruction must therefore be preceded by a Write Enable instruction. If the device is not write enabled (WEN = '0'), it ignores the write instructions and returns to the standby state when \overline{CS} is brought HIGH. A new \overline{CS} falling edge is required to re-initiate serial communication. The instruction is issued following the falling edge of \overline{CS} . When this instruction is used, the WEN bit of Status Register is set to '1'. WEN bit defaults to '0' on power-up.


Note After completion of a write instruction (WRSR, WRITE, WRTC or WRSN) or nvSRAM special instruction (STORE, RECALL, ASENB, ASDISB) instruction, WEN bit is cleared to '0'. This is done to provide protection from any inadvertent writes. Therefore, WREN instruction needs to be used before a new write instruction is issued.





Write Disable (WRDI) Instruction

Write Disable instruction disables the write by clearing the WEN bit to '0' to protect the device against inadvertent writes. This instruction is issued following the falling edge of \overline{CS} followed by opcode for WRDI instruction. The WEN bit is cleared on the rising edge of \overline{CS} following a WRDI instruction.



Block Protection

Block protection is provided using the BP0 and BP1 pins of the Status Register. These bits can be set using WRSR instruction and probed using the RDSR instruction. The nvSRAM is divided into four array segments. One-quarter, one-half, or all of the memory segments can be protected. Any data within the protected segment is read only. Table 4 shows the function of Block Protect bits.

| Table 4. | Block | Write | Pre | otect E | Bits |
|----------|-------|-------|-----|---------|------|
| | | _ | | | |

| Level Status Register B | | gister Bits | Array Addresses Protected | |
|-------------------------|-----|-------------|---------------------------|--|
| Level | BP1 | BP0 | Allay Addresses Flotecter | |
| 0 | 0 | 0 | None | |
| 1 (1/4) | 0 | 1 | 0x1800-0x1FFF | |
| 2 (1/2) | 1 | 0 | 0x1000-0x1FFF | |
| 3 (All) | 1 | 1 | 0x0000-0x1FFF | |

Hardware Write Protection (WP Pin)

The write protect pin (\overline{WP}) is used to provide hardware write protection. WP pin enables <u>all n</u>ormal read and write operations when held HIGH. When the WP pin is brought LOW and WPEN bit is '1', all write operations to the Status Register are inhibited. The hardware write protection function is blocked when the WPEN bit is '0'. This allows you to install the device in a system with the WP pin tied to ground, and still write to the Status Register. WP pin can be used along with WPEN and Block Protect bits (BP1 and BP0) of the Status Register to inhibit writes to memory. When WP pin is LOW and WPEN is set to '1', any modifications to Status Register are disabled. Therefore, the memory is protected by setting the BP0 and BP1 bits and the WP pin inhibits any modification of the Status Register bits, providing hardware write protection.

Note \overline{WP} going LOW when \overline{CS} is still LOW has no effect on any of the ongoing write operations to the Status Register.

Table 5 summarizes all the protection features provided in the CY14X064PA.

Table 5. Write Protection Operation

| WPEN | WP | WEN | Protected Blocks | Unprotected Blocks | Status Register |
|------|------|-----|---------------------|-----------------------|--------------------|
| Х | Х | 0 | Protected | Protected | Protected |
| 0 | Х | 1 | Protected | Writable | Writable |
| 1 | LOW | 1 | Protected | Writable | Protected |
| 1 | HIGH | 1 | Protected | Writable | Writable |

Memory Access

All memory accesses are done using the READ and WRITE instructions. These instructions cannot be used while a STORE or RECALL cycle is in progress. A STORE cycle in progress is indicated by the RDY bit of the Status Register and the HSB pin.

Read Sequence (READ) Instruction

The read operations on this device are performed by giving the instruction on the SI pin and reading the output on SO pin. The following <u>sequence</u> needs to be followed for a read operation: After the CS line is pulled LOW to select a device, the read opcode is transmitted through the SI line followed by two bytes of address (A12–A0). The most significant address bits (A15–A13) are don't cares. After the last address bit is transmitted on the SI pin, the data (D7–D0) at the specific address is shifted out on the SO line on the falling edge of SCK starting with D7. Any other data on SI line after the last address bit is is ignored.

CY14X064PA allows reads to be performed in bursts through SPI which can be used to read consecutive addresses without issuing a new READ instruction. If only one byte is to be read, the CS line must be driven HIGH after one byte of data comes out. However, the read sequence may be continued by holding the CS line LOW and the address is automatically incremented and data continues to shift out on SO pin. When the last data memory address (0x1FFF) is reached, the address rolls over to 0x0000 and the device continues to read.

Fast Read Sequence (FAST_READ) Instruction

The FAST_READ instruction allows you to read memory at SPI frequency above 40 MHz and up to 104 MHz (Max). The host system must first select the device by driving CS LOW, the FAST_READ instruction is then written to SI, followed by 2 address byte (A12–A0) and then a dummy byte. The most significant address bits (A15–A13) are don't cares.

From the subsequent falling edge of the SCK, the data of the specific address is shifted out serially on the SO line starting with MSB. The first byte specified can be at any location. The device



automatically increments to the next higher address after each byte of data is output. The entire memory array can therefore be read with a single FAST_READ instruction. When the highest address in the memory array is reached, address counter rolls over to start address 0x0000 and thus allowing the read sequence to continue indefinitely. The FAST_READ instruction is terminated by driving CS HIGH at any time during data output.


Note FAST_READ instruction operates up to maximum of 104 MHz SPI frequency.

Write Sequence (WRITE) Instruction

The write operations on this device are performed through the SI pin. To perform a write operation, if the device is write disabled, then the device must first be write enabled through the WREN instruction. When the writes are enabled (WEN = '1'), WRITE instruction is issued after the falling edge of CS. A WRITE instruction constitutes transmitting the WRITE opcode on SI line followed by two bytes of address (A12–A0) and the data (D7–D0) which is to be written. The most significant address bits (A15–A13) are don't cares.

CY14X064PA enables writes to be performed in bursts through SPI which can be used to write consecutive addresses without issuing a new WRITE instruction. If only one byte is to be written, the CS line must be driven HIGH after the D0 (LSB of data) is transmitted. However, if more bytes are to be written, CS line must be held LOW and address is incremented automatically. The following bytes on the SI line are treated as data bytes and written in the successive addresses. When the last data memory address (0x1FFF) is reached, the address rolls over to 0x0000 and the device continues to write. The WEN bit is reset to '0' on completion of a WRITE sequence.

Note When a burst write reaches a protected block address, it continues the address increment into the protected space but does not write any data to the protected memory. If the address roll over takes the burst write to unprotected space, it resumes writes. The same operation is true if a burst write is initiated within a write protected block.








Figure 13. Fast Read Instruction Timing



RTC Access

CY14X064PA uses 16 registers for RTC. These registers can be read out or written to by accessing all 16 registers in burst mode or accessing each register, one at a time. The RDRTC, FAST_RDRTC, and WRTC instructions are used to access the RTC.

All the RTC registers can be read in burst mode by issuing the RDRTC and FAST_<u>RD</u>RTC instruction and reading all 16 bytes without bringing the CS pin HIGH. The 'R' bit must be set while reading the RTC timekeeping registers to ensure that transitional values of time are not read.

Writes to the RTC register are performed using the WRTC instruction. Writing RTC timekeeping registers and control registers, except for the flags register needs the 'W' bit of the flags register to be set to '1'. The internal counters are updated with the new date and time setting when the 'W' bit is cleared to '0'. All the RTC registers can also be written in burst mode using the WRTC instruction.

READ RTC (RDRTC) Instruction

Read RTC (RDRTC) instruction allows you to read the contents of RTC registers at SPI frequency upto 25 MHz. Reading the RTC registers through the SO pin requires the following sequence: After the CS line is pulled LOW to select a device, the RDRTC opcode is transmitted through the SI line followed by eight address bits for selecting the register. Any data on the SI line after the address bits is ignored. The data (D7-D0) at the specified address is then shifted out onto the SO line. RDRTC also allows burst mode read operation. When reading multiple bytes from RTC registers, the address rolls over to 0x00 after the last RTC register address (0x0F) is reached. The 'R' bit in RTC flags register must be set to '1' before reading RTC time keeping registers to avoid reading transitional data. Modifying the RTC flag registers requires a Write RTC cycle. The R bit must be cleared to '0' after completion of the read operation.

The easiest way to read RTC registers is to perform RDRTC in burst mode. The read may start from the first RTC register (0x00) and the CS must be held LOW to allow the data from all 16 RTC registers to be transmitted through the SO pin.

Note RDRTC instruction operates at a maximum clock frequency of 25 MHz. The opcode cycles, address cycles and data out cycles need to run at 25 MHz for the instruction to work properly.

Fast Read Sequence (FAST_RDRTC) Instruction

The FAST_RDRTC instruction allows you to read memory at a SPI frequency above 25 MHz and up to 104 MHz (Max). The host system must first select the device by driving CS LOW, the FAST_READ instruction is then written to SI, followed by 8 bit address and a dummy byte.

From the subsequent falling edge of the SCK, the data of the specific address is shifted out serially on the SO line starting with MSB. The first byte specified can be at any location. The device automatically increments to the next higher address after each byte of data is output. The entire memory array can therefore be read with a single FAST_RDRTC instruction. When the highest address (0x0F) in the memory array is reached, the address counter rolls over to start address 0x00 and thus allowing the read sequence to continue indefinitely. The FAST_RDRTC instruction is terminated by driving CS HIGH at any time during data output.

Note FAST_READ instruction operates up to Max of 104 MHz SPI frequency.





Figure 16. Read RTC (RDRTC) Instruction Timing








WRITE RTC (WRTC) Instruction

WRITE RTC (WRTC) instruction allows you to modify the contents of RTC registers. The WRTC instruction requires the WEN bit to be set to '1' before it can be issued. If WEN bit is '0', a WREN instruction needs to be issued before using WRTC. Writing RTC registers requires the following sequence: After the CS line is pulled LOW to select a device, WRTC opcode is transmitted through the SI line followed by eight address bits identifying the register which is to be written to and one or more

bytes of data. WRTC allows burst mode write operation. When writing more than one registers in burst mode, the address rolls over to 0x00 after the last RTC address (0x0F) is reached.

Note that writing to RTC timekeeping and control registers require the W bit to be set to '1'. The values in these RTC registers take effect only after the 'W' bit is cleared to '0'. Write Enable bit (WEN) is automatically cleared to '0' after completion of the WRTC instruction.






nvSRAM Special Instructions


CY14X064PA provides four special instructions that allow access to the nvSRAM specific functions: STORE, RECALL, ASDISB, and ASENB. Table 6 lists these instructions.

| Function Name | Opcode | Operation |
|---------------|-----------|-------------------|
| STORE | 0011 1100 | Software STORE |
| RECALL | 0110 0000 | Software RECALL |
| ASENB | 0101 1001 | AutoStore Enable |
| ASDISB | 0001 1001 | AutoStore Disable |

Software STORE (STORE) Instruction

When a STORE instruction is executed, CY14X064PA performs a Software STORE operation. The STORE operation is performed regardless of whether or not a write has taken place since the last STORE or RECALL operation.






To issue this instruction, the device must be write enabled (WEN bit = '1'). The instruction is performed by transmitting the STORE opcode on the SI pin following the falling edge of \overline{CS} . The WEN bit is cleared on the positive edge of \overline{CS} following the STORE instruction.

Software RECALL (RECALL) Instruction

When a RECALL instruction is executed, CY14X064PA performs a Software RECALL operation. To issue this instruction, the device must be write enabled (WEN = '1').

The instruction is performed by transmitting <u>the</u> RECALL opcode on the SI pin following the falling <u>edge</u> of \overline{CS} . The WEN bit is cleared on the positive edge of \overline{CS} following the RECALL instruction.






AutoStore Enable (ASENB) Instruction

The AutoStore Enable instruction enables the AutoStore on CY14X064PA. This setting is not nonvolatile and needs to be followed by a STORE sequence if this is desired to survive the power cycle.

To issue this instruction, the device must be write enabled (WEN = '1'). The instruction is performed by transmitting the ASENB opcode on the SI pin following the falling edge of \overline{CS} . The WEN bit is cleared on the positive edge of \overline{CS} following the ASENB instruction.







AutoStore Disable (ASDISB) Instruction

AutoStore is enabled by default in CY14X064PA. The AutoStore Disable instruction disables the AutoStore on CY14X064PA. This setting is not nonvolatile and needs to be followed by a STORE sequence if this is desired to survive the power cycle.

To issue this instruction, the device must be write enabled (WEN = '1'). The instruction is performed by transmitting the ASDISB opcode on the SI pin following the falling edge of \overline{CS} . The WEN bit is cleared on the positive edge of \overline{CS} following the ASDISB instruction.





Special Instructions

SLEEP Instruction


SLEEP instruction puts the nvSRAM in sleep mode. When the SLEEP instruction is issued, the nvSRAM takes t_{SS} time to process the SLEEP request. Once the SLEEP command is successfully registered and processed, the nvSRAM toggles HSB LOW, performs a STORE operation to secure the data to nonvolatile memory and then enters into SLEEP mode. The device starts consuming I_{ZZ} current after t_{SLEEP} time from the




instance when SLEEP instruction is registered. The device is not accessible for normal operations after SLEEP instruction is issued. Once in sleep mode, the SCK and SI pins are <u>ignored</u> and SO will be Hi-Z but device continues to monitor the CS pin.

To wake the nvSRAM from the sleep mode, the device must be selected by toggling the CS pin from HIGH to LOW. The device wakes up and is accessible for normal operations after t_{WAKE} duration after a falling edge of CS pin is detected.

Note Whenever nvSRAM enters into sleep mode, it initiates nonvolatile STORE cycle which results in an endurance cycle per sleep command execution. A STORE cycle starts only if a write to the SRAM has been performed since the last STORE or RECALL cycle.





Serial Number


The serial number is an 8-byte programmable memory space provided to you to uniquely identify this device. It typically consists of a two byte Customer ID, followed by five bytes of unique serial number and one byte of CRC check. However, nvSRAM does not calculate the CRC and it is up to the system designer to utilize the eight byte memory space in whatever manner desired. The default value for eight byte locations are set to '0x00'.

WRSN (Serial Number Write) Instruction

The serial number can be written using the WRSN instruction. To write serial number the write must be enabled using the WREN instruction. The WRSN instruction can be used in burst mode to write all the 8 bytes of serial number.

The serial number is locked using the SNL bit of the Status Register. Once this bit is set to '1', no modification to the serial number is possible. After the SNL bit is set to '1', using the WRSN instruction has no effect on the serial number.


A STORE operation (AutoStore or Software STORE) is required to store the serial number in nonvolatile memory. If AutoStore is disabled, you must perform a Software STORE operation to secure and lock the serial number. If SNL bit is set to '1' and is not stored (AutoStore disabled), the SNL bit and serial number defaults to '0' at the next power cycle. If SNL bit is set to '1' and is stored, the SNL bit can never be cleared to '0'. This instruction requires the WEN bit to be set before it can be executed. The WEN bit is reset to '0' after completion of this instruction.






RDSN (Serial Number Read) Instruction

The serial number is read using RDSN instruction at SPI frequency upto 40 MHz. A serial number read may be performed in burst mode to read all the eight bytes at once. After the last byte of serial number is read, the <u>device</u> does not loop back. RDSN instruction can be issued by shifting the op-code for RDSN in through the SI pin of nvSRAM after CS goes LOW. This is followed by nvSRAM shifting out the eight bytes of serial number through the SO pin.



FAST_RDSN (Fast Serial Number Read) Instruction

The FAST_RDSN instruction is used to read serial number at SPI frequency above 40 MHz and up to 104 MHz (max). A serial number read may be performed in burst mode to read all the eight bytes at once. After the last byte of serial number is read, the device does not loop back. FAST_RDSN instruction can be issued by shifting the op-code for FAST_RDSN in through the SI pin of nvSRAM followed by dummy byte after CS goes LOW. This is followed by nvSRAM shifting out the eight bytes of serial number through the SO pin.





Device ID

Device ID is a 4-byte read only code identifying a type of product uniquely. This includes the product family code, configuration, and density of the product.

Table 7. Device ID

| | | | Device ID Descript | tion | |
|------------|------------------------|--------------------|--------------------|-----------------|-----------------|
| Device | Device ID (4 bytes) | 31–21 (11 bits) | 20–7 (14 bits) | 6–3 (4 bits) | 2–0 (3 bits) |
| | | Manufacturer ID | Product ID | Density ID | Die Rev |
| CY14C064PA | 0x0681C088 | 00000110100 | 00001110000001 | 0001 | 000 |
| CY14B064PA | 0x0681C888 | 00000110100 | 00001110010001 | 0001 | 000 |
| CY14E064PA | 0x0681D088 | 00000110100 | 00001110100001 | 0001 | 000 |

The device ID is divided into four parts as shown in Table 9:

1. Manufacturer ID (11 bits)

This is the JEDEC assigned manufacturer ID for Cypress. JEDEC assigns the manufacturer ID in different banks. The first three bits of the manufacturer ID represent the bank in which ID is assigned. The next eight bits represent the manufacturer ID.

Cypress's manufacturer ID is 0x34 in bank 0. Therefore the manufacturer ID for all Cypress nvSRAM products is:

Cypress ID - 000_0011_0100

2. Product ID (14 bits)

The product ID for device is shown in the Table 9.

3. Density ID (4 bits)


The 4 bit density ID is used as shown in Table 9 for indicating the 64 Kb density of the product.

4. Die Rev (3 bits)

This is used to represent any major change in the design of the product. The initial setting of this is always 0x0.

RDID (Device ID Read) Instruction


This instruction is used to read the JEDEC assigned manufacturer ID and product ID of the device at SPI frequency upto 40 MHz. This instruction can be used to identify a device on the bus. RDID instruction can be issued by shifting the op-code for RDID in through the SI pin of nvSRAM after CS goes LOW. This is followed by nvSRAM shifting out the four bytes of device ID through the SO pin.





FAST_RDID (Fast Device ID Read) Instruction


The FAST_RDID instruction allows you to read the JEDEC assigned manufacturer ID and product ID at SPI frequency above 40 MHz and up to 104 MHz (Max). FAST_RDID instruction can be issued by shifting the op-code for FAST_RDID in through the SI pin of nvSRAM followed by dummy byte after CS goes LOW. This is followed by nvSRAM shifting out the four bytes of device ID through the SO pin.



HOLD Pin Operation

The HOLD pin is used to pause the serial communication. When the device is selected and a serial sequence is underway, HOLD is used to pause the serial communication with the master device without resetting the ongoing serial sequence. To pause, the HOLD pin must be brought LOW when the SCK pin is LOW. To resume serial communication, the HOLD pin must be brought HIGH when the SCK pin is LOW (SCK may toggle during HOLD). While the device serial communication is paused, inputs to the SI pin are ignored and the SO pin is in the high-impedance state.

This pin can be used by the master with the \overline{CS} pin to pause the serial communication by bringing the pin HOLD LOW and deselecting an SPI slave to establish communication with another slave device, without the serial communication being reset. The communication may be resumed at a later point by selecting the device and setting the HOLD pin HIGH.





Real Time Clock Operation

nvTIME Operation

The CY14X064PA offers internal registers that contain clock, alarm, watchdog, interrupt, and control functions. The RTC registers occupy a separate address space from nvSRAM and are accessible through the Read RTC register and Write RTC register sequence on register addresses 0x00 to 0x0F. Internal double buffering of the time keeping registers prevents accessing transitional internal clock data during a read or write operation. Double buffering also circumvents disrupting normal timing counts or the clock accuracy of the internal clock when accessing clock data. Clock and alarm registers store data in BCD format.

Clock Operations

The clock registers maintain time up to 9,999 years in one-second increments. The time can be set to any calendar time and the clock automatically keeps track of days of the week and month, leap years, and century transitions. There are eight registers dedicated to the clock functions, which are used to set time with a write cycle and to read time with a read cycle. These registers contain the time of day in BCD format. Bits defined as '0' are currently not used and are reserved for future use by Cypress.

Reading the Clock

The double buffered RTC register structure reduces the chance of reading incorrect data from the clock. Internal updates to the CY14X064PA time keeping registers are stopped when the read bit 'R' (in the flags register at 0x00) is set to '1' before reading clock data to prevent reading of data in transition. Stopping the register updates does not affect clock accuracy.

When a read sequence of RTC device is initiated, the update of the user timekeeping registers stops and does not restart until a '0' is written to the read bit 'R' (in the flags register at 0x00). After the end of read sequence, all the RTC registers are simultaneously updated within 20 ms.

Setting the Clock

A write access to the RTC device stops updates to the time keeping registers and enables the time to be set when the write bit 'W' (in the flags register at 0x00) is set to '1'. The correct day, date, and time is then written into the registers and must be in 24 hour BCD format. The time written is referred to as the "Base Time". This value is stored in nonvolatile registers and used in the calculation of the current time. When the write bit 'W' is cleared by writing '0' to it, the values of timekeeping registers are transferred to the actual clock counters after which the clock resumes normal operation.

If the time written to the timekeeping registers is not in the correct BCD format, each invalid nibble of the RTC registers continue counting to 0xF before rolling over to 0x0 after which RTC resumes normal operation.

Note After 'W' bit is set to '0', values written into the timekeeping, alarm, calibration, and interrupt registers are transferred to the RTC time keeping counters in t_{RTCp} time. These counter values must be saved to nonvolatile memory either by initiating a Software/Hardware STORE or AutoStore operation. While working in AutoStore disabled mode, perform a STORE

operation after t_{RTCp} time while writing into the RTC registers for the modifications to be correctly recorded.

Backup Power

The RTC in the CY14X064PA is intended for permanently powered operation. The V_{RTCcap} or V_{RTCbat} pin is connected depending on whether a capacitor or battery is chosen for the application. When the primary power, V_{CC}, fails and drops below V_{SWITCH} the device switches to the backup power supply.

The clock oscillator uses very little current, which maximizes the backup time available from the backup source. Regardless of the clock operation with the primary source removed, the data stored in the nvSRAM is secure, having been stored in the nonvolatile elements when power was lost.

During backup operation, the CY14X064PA consumes a 0.45 μ A (Typ) at room temperature. The user must choose capacitor or battery values according to the application.

Note: If a battery is applied to V_{RTCbat} pin prior to V_{CC} , the chip will draw high I_{BAK} current. This occurs even if the oscillator is disabled. In order to maximize battery life, V_{CC} must be applied before a battery is applied to V_{RTCbat} pin.

Backup time values based on maximum current specifications are shown in the following Table 8. Nominal backup times are approximately two times longer.

Table 8. RTC Backup Time

| Capacitor Value | Backup Time (CY14B064PA) |
|-----------------|-----------------------------|
| 0.1F | 60 hours |
| 0.47F | 12 days |
| 1.0F | 25 days |

Using a capacitor has the obvious advantage of recharging the backup source each time the system is powered up. If a battery is used, a 3-V lithium is recommended and the CY14X064PA sources current only from the battery when the primary power is removed. However, the battery is not recharged at any time by the CY14X064PA. The battery capacity must be chosen for total anticipated cumulative down time required over the life of the system.

Stopping and Starting the Oscillator

The OSCEN bit in the calibration register at 0x08 controls the enable and disable of the oscillator. This bit is nonvolatile and is shipped to customers in the "enabled" (set to '0') state. To preserve the battery life when the system is in storage, OSCEN must be set to '1'. This turns off the oscillator circuit, extending the battery life. If the OSCEN bit goes from disabled to enabled, it takes approximately one second (two seconds maximum) for the oscillator to start.

While system power is off, if the voltage on the backup supply (V_{RTCcap} or V_{RTCbat}) falls below their respective minimum level, the oscillator may fail. The CY14X064PA has the ability to detect oscillator failure when system power is restored. This is recorded in the Oscillator Fail Flag (OSCF) of the flags register at the address 0x00. When the device is powered on (V_{CC} goes above V_{SWITCH}) the OSCEN bit is checked for the 'enabled' status. If the OSCEN bit is enabled and the oscillator is not active within the first 5 ms, the OSCF bit is set to '1'. The system must check for this condition and then write '0' to clear the flag.



Note that in addition to setting the OSCF flag bit, the time registers are reset to the 'Base Time', which is the value last written to the timekeeping registers. The control or calibration registers and the OSCEN bit are not affected by the 'oscillator failed' condition.

The value of OSCF must be reset to '0' when the time registers are written for the first time. This initializes the state of this bit which may have become set when the system was first powered on.

To reset OSCF, set the write bit 'W' (in the flags register at 0x00) to a '1' to enable writes to the flags register. Write a '0' to the OSCF bit and then reset the write bit to '0' to disable writes.

Calibrating the Clock

The RTC is driven by a quartz controlled crystal with a nominal frequency of 32.768 kHz. Clock accuracy depends on the quality of the crystal and calibration. The crystals available in market typically have an error of \pm 20 ppm to \pm 35 ppm. However, CY14X064PA employs a calibration circuit that improves the accuracy to \pm 1/–2 ppm at 25 °C. This implies an error of \pm 2.5 seconds to -5 seconds per month.

The calibration circuit adds or subtracts counts from the oscillator divider circuit to achieve this accuracy. The number of pulses that are suppressed (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in calibration register at 0x08. The calibration bits occupy the five lower order bits in the calibration register. These bits are set to represent any value between '0' and 31 in binary form. Bit D5 is a sign bit, where a '1' indicates positive calibration and a '0' indicates negative calibration. Adding counts speeds the clock up and subtracting counts slows the clock down. If a binary '1' is loaded into the register, it corresponds to an adjustment of 4.068 or -2.034 ppm offset in oscillator error, depending on the sign.

Calibration occurs within a 64-minute cycle. The first 62 minutes in the cycle may, once per minute, have one second shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first two minutes of the 64-minute cycle are modified. If a binary 6 is loaded, the first 12 are affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is, 4.068 or -2.034 ppm of adjustment per calibration step in the calibration register.

To determine the required calibration, the CAL bit in the flags register (0x00) must be set to '1'. This causes the INT pin to toggle at a nominal frequency of 512 Hz. Any deviation measured from the 512 Hz indicates the degree and direction of the required correction. For example, a reading of 512.01024 Hz indicates a +20 ppm error. Hence, a decimal value of -10 (001010b) must be loaded into the calibration register to offset this error.

Note Setting or changing the calibration register does not affect the test output frequency.

To set or clear CAL, set the write bit 'W' (in the flags register at 0x00) to '1' to enable writes to the flags register. Write a value to CAL, and then reset the write bit to '0' to disable writes.

Alarm

The alarm function compares user programmed values of alarm time and date (stored in the registers 0x01–5) with the corresponding time of day and date values. When a match occurs, the alarm internal flag (AF) is set and an interrupt is generated on INT pin if Alarm Interrupt Enable (AIE) bit is set.

There are four alarm match fields: date, hours, minutes, and seconds. Each of these fields has a match bit that is used to determine if the field is used in the alarm match logic. Setting the match bit to '0' indicates that the corresponding field is used in the match process. Depending on the match bits, the alarm occurs as specifically as once a month or as frequently as once every minute. Selecting none of the match bits (all 1s) indicates that no match is required and therefore, alarm is disabled. Selecting all match bits (all 0s) causes an exact time and date match.

There are two ways to detect an alarm event: by reading the AF flag or monitoring the INT pin. The AF flag in the flags register at 0x00 indicates that a date or time match has occurred. The AF bit is set to '1' when a match occurs. Reading the flags register clears the alarm flag bit (and all others). A hardware interrupt pin may also be used to detect an alarm event.

To set, clear or enable an alarm, set the 'W' bit (in the flags register - 0x00) to '1' to enable writes to alarm registers. After writing the alarm value, clear the 'W' bit back to '0' for the changes to take effect.

Note CY14X064PA requires the alarm match bit for seconds (bit 'D7' in Alarm-Seconds register 0x02) to be set to '0' for proper operation of Alarm Flag and Interrupt.

Watchdog Timer

The watchdog timer is a free running down counter that uses the 32 Hz clock (31.25 ms) derived from the crystal oscillator. The oscillator must be running for the watchdog to function. It begins counting down from the value loaded in the watchdog timer register.

The timer consists of a loadable register and a free running counter. On power-up, the watchdog time out value in register 0x07 is loaded into the counter load register. Counting begins on power-up and restarts from the loadable value any time the Watchdog Strobe (WDS) bit is set to '1'. The counter is compared to the terminal value of '0'. If the counter reaches this value, it causes an internal flag and an optional interrupt output. You can prevent the time out interrupt by setting WDS bit to '1' prior to the counter reaching '0'. This causes the counter to reload with the watchdog time out value and to be restarted. As long as the user sets the WDS bit prior to the counter reaching the terminal value, the interrupt and WDT flag never occur.


New time out values are written by setting the watchdog write bit to '0'. When the WDW is '0', new writes to the watchdog time out value bits D5-D0 are enabled to modify the time out value. When WDW is '1', writes to bits D5–D0 are ignored. The WDW function enables you to set the WDS bit without concern that the watchdog timer value is modified. A logical diagram of the watchdog timer is shown in Figure 30 on page 24. Note that setting the watchdog time out value to '0' disables the watchdog function.

The output of the watchdog timer is the flag bit WDF that is set if the watchdog is allowed to time out. If the Watchdog Interrupt



Enable (WIE) bit in the interrupt register is set, a hardware interrupt on INT pin is also generated on watchdog timeout. The flag and the hardware interrupt are both cleared when user reads the flag registers.

Figure 30. Watchdog Timer Block Diagram



Programmable Square Wave Generator

The square wave generator block uses the crystal output to generate a desired frequency on the INT pin of the device. The output frequency can be programmed to be one of these:

- 1. 1Hz
- 2. 512 Hz
- 3. 4096 Hz
- 4. 32768 Hz

The square wave output is not generated while the device is running on backup power.

Power Monitor

The CY14X064PA provides a power management scheme with power fail interrupt capability. It also controls the internal switch to backup power for the clock and protects the memory from low V_{CC} access. The power monitor is based on an internal band gap reference circuit that compares the V_{CC} voltage to V_{SWITCH} threshold.

As described in the section AutoStore Operation on page 4, when V_{SWITCH} is reached as V_{CC} decays from power loss, a data STORE operation is initiated from SRAM to the nonvolatile elements, securing the last SRAM data state. Power is also switched from V_{CC} to the backup supply (battery or capacitor) to operate the RTC oscillator.

When operating from the backup source, read and write operations to nvSRAM are inhibited and the RTC functions are not available to the user. The RTC clock continues to operate in the background. The updated RTC time keeping registers are available to the user after V_{CC} is restored to the device (see AutoStore or Power-Up RECALL on page 37).

Backup Power Monitor

The CY14X064PA provides a backup power monitoring system which detects the backup power (either battery or capacitor backup) failure. The backup power fail flag (BPF) is issued on the next power-up in case of backup power failure. The BPF flag is set in the event of backup voltage falling lower than $V_{BAKFAIL}$. The backup power is monitored even while the RTC is running in backup mode. Low voltage detected during backup mode is flagged through the BPF flag. BPF can hold the data only until a defined low level of the back-up voltage (V_{DR}).

Interrupts

The CY14X064PA has a flags register, interrupt register, and Interrupt logic that can signal interrupt to the microcontroller. There are three potential sources for interrupt: watchdog timer, power monitor, and alarm timer. Each of these can be individually enabled to drive the INT pin by appropriate setting in the interrupt register (0x06). In addition, each has an associated flag bit in the flags register (0x00) that the host processor uses to determine the cause of the interrupt. The INT pin driver has two bits that specify its behavior when an interrupt occurs.

An Interrupt is raised only if both a flag is raised by one of the three sources and the respective interrupt enable bit in interrupts register is enabled (set to '1'). After an interrupt source is active, two programmable bits, H/L and P/L, determine the behavior of the output pin driver on INT pin. These two bits are located in the interrupt register and can be used to drive level or pulse mode output from the INT pin. In pulse mode, the pulse width is internally fixed at approximately 200 ms. This mode is intended to reset a host microcontroller. In the level mode, the pin goes to its active polarity until the flags register is read by the user. This mode is used as an interrupt to a host microcontroller. The control bits are summarized in the section Interrupt Register.

Interrupts are only generated while working on normal power and are not triggered when system is running in backup power mode.

Note CY14X064PA generates valid interrupts only after the Power-Up RECALL sequence is completed. All events on INT pin must be ignored for t_{FA} duration after powerup.

Interrupt Register

Watchdog Interrupt Enable (WIE): When set to '1', the watchdog timer drives the INT pin and an internal flag when a watchdog time out occurs. When WIE is set to '0', the watchdog timer only affects the WDF flag in flags register.

Alarm Interrupt Enable (AIE): When set to '1', the alarm match drives the INT pin and an internal flag. When AIE is set to '0', the alarm match only affects the AF flag in flags register.

Power Fail Interrupt Enable (PFE): When set to '1', the power fail monitor drives the pin and an internal flag. When PFE is set to '0', the power fail monitor only affects the PF flag in flags register.

Square Wave Enable (SQWE): When set to '1', a square wave of programmable frequency is generated on the INT pin. The frequency is decided by the SQ1 and SQ0 bits of the interrupts register. This bit is nonvolatile and survives power cycle. The SQWE bit over rides all other interrupts. However, CAL bit will take precedence over the square wave generator. This bit defaults to '0' from factory.



High/Low (H/L): When set to a '1', the INT pin is active HIGH and the driver mode is push pull. The INT pin drives HIGH only when V_{CC} is greater than V_{SWITCH} . When set to a '0', the INT pin is active LOW and the drive mode is open drain. The INT pin must be pulled up to Vcc by a 10 k resistor while using the interrupt in active LOW mode.

Pulse/Level (P/L): When set to a '1' and an interrupt occurs, the INT pin is driven for approximately 200 ms. When P/L is set to a '0', the INT pin is driven HIGH or LOW (determined by H/L) until the flags register is read.

SQ1 and SQ0. These bits are used together to fix the frequency of square wave on INT pin output when SQWE bit is set to '1'. These bits are nonvolatile and survive power cycle. The output frequency is decided as per the following table.

| Table 9. SQW Output Selection | | | | | | | | |
|-------------------------------|-----|-------------|---------|--|--|--|--|--|
| SQ1 | SQ0 | Frequency | Comment | | | | | |
| 0 | 0 | 1 Hz signal | | | | | | |

| 0 | 0 | 1 Hz | 1 Hz signal |
|---|---|----------|--------------------------------|
| 0 | 1 | 512 Hz | Useful for calibration |
| 1 | 0 | 4096 Hz | 4 kHz clock output |
| 1 | 1 | 32768 Hz | Oscillator output frequency |

When an enabled interrupt source activates the INT pin, an external host reads the flag registers to determine the cause. Remember that all flag are cleared when the register is read. If

the INT pin is programmed for Level mode, then the condition clears and the INT pin returns to its inactive state. If the pin is programmed for pulse mode, then reading the flag also clears the flag and the pin. The pulse does not complete its specified duration if the flags register is read. If the INT pin is used as a host reset, the flags register is not read during a reset.

This summary table shows the state of the INT pin.

| Table 10. State of the INT p |
|------------------------------|
|------------------------------|

| CAL | SQWE | WIE/AIE/PFE | INT Pin Output |
|-----|------|-------------|-----------------------|
| 1 | Х | Х | 512 Hz |
| 0 | 1 | Х | Square Wave Output |
| 0 | 0 | 1 | Alarm |
| 0 | 0 | 0 | HI-Z |

Flags Register

The flags register has three flag bits: WDF, AF, and PF, which can be used to generate an interrupt. These flag are set by the watchdog timeout, alarm match, or power fail monitor respectively. The processor can either poll this register or enable interrupts to be informed when a flag is set. These flags are automatically reset after the register is read. The flags register is automatically loaded with the value 0x00 on power-up (except for the OSCF bit. See Stopping and Starting the Oscillator on page 22).




Figure 31. Interrupt Block Diagram

WDF - Watchdog timer flag WIE - Watchdog interrupt enable PF - Power fail flag PFE - Power fail enable AF - Alarm fag AIE - Alarm interrupt enable P/L - Pulse level H/L - High/Low SQWE - Square wave enable




RTC External Components

The RTC requires connecting an external 32.768 kHz crystal and C_1 , C_2 load capacitance as shown in the Figure 32. The figure shows the recommnded RTC external component values. The

load capacitances C₁ and C₂ are inclusive of parasitic of the printed circuit board (PCB). The PCB parasitic includes the capacitance due to land pattern of crystal pads/pins, X_{in}/X_{out} pads and copper traces connecting crystal and device pins.

Figure 32. RTC Recommended Component Configuration ^[3]



Recommended Values

Y1 = 32.768 KHz (12.5 pF) C₁ = 12 pF C₂ = 69 pF

Note: The recommended values for C1 and C2 incluc board trace capacitance.

Note

3. For nonvolatile static random access memory (nvSRAM) real time clock (RTC) design guidelines and best practices , refer application note AN61546.



PCB Design Considerations for RTC

RTC crystal oscillator is a low current circuit with high impedance nodes on their crystal pins. Due to lower timekeeping current of RTC, the crystal connections are very sensitive to noise on the board. Hence it is necessary to isolate the RTC circuit from other signals on the board.

It is also critical to minimize the stray capacitance on the PCB. Stray capacitances add to the overall crystal load capacitance and therefore cause oscillation frequency errors. Proper bypassing and careful layout are required to achieve the optimum RTC performance.

Layout requirements

The board layout must adhere to (but not limited to) the following guidelines during routing RTC circuitry. Following these guidelines help you achieve optimum performance from the RTC design.

It is important to place the crystal as close as possible to the X_{in} and X_{out} pins. Keep the trace lengths between the crystal and RTC equal in length and as short as possible to reduce the probability of noise coupling by reducing the length of the antenna.

- Keep X_{in} and X_{out} trace width lesser than 8 mils. Wider trace width leads to larger trace capacitance. The larger these bond pads and traces are, the more likely it is that noise can couple from adjacent signals.
- Shield the X_{in} and X_{out} signals by providing a guard ring around the crystal circuitry. This guard ring prevents noise coupling from neighboring signals.
- Take care while routing any other high speed signal in the vicinity of RTC traces. The more the crystal is isolated from other signals on the board, the less likely it is that noise is coupled into the crystal. Maintain a minimum of 200 mil separation between the X_{in}, X_{out} traces and any other high speed signal on the board.
- No signals should run underneath crystal components on the same PCB layer.
- Create an isolated solid copper plane on adjacent PCB layer and underneath the crystal circuitry to prevent unwanted noise coupled from traces routed on the other signal layers of the PCB. The local plane should be separated by at least 40 mils from the neighboring plane on the same PCB layer. The solid plane should be in the vicinity of RTC components only and its perimeter should be kept equal to the guard ring perimeter. Figure 33 shows the recommended layout for RTC circuit.




Figure 33. Recommended Layout for RTC



Table 11. RTC Register Map $^{[4, 5]}$

| Pagiatar | | | | BCD For | mat Data | | | Eurotion/Pongo | |
|----------|--------------|---------|-----------------|-------------------------|--------------------|---------------|----------------|----------------|-----------------------------------|
| Register | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Function/Range |
| 0x0F | | 10s y | /ears | | | Years | | | Years: 00–99 |
| 0x0E | 0 | 0 | 0 | 10s months | | Мо | nths | | Months: 01–12 |
| 0x0D | 0 | 0 | 10s day | of month | | Day of | month | | Day of month: 01–31 |
| 0x0C | 0 | 0 | 0 | 0 | 0 | [| Day of wee | k | Day of week: 01–07 |
| 0x0B | 0 | 0 | 10s I | nours | | Но | urs | | Hours: 00–23 |
| 0x0A | 0 | 1 | 10s minute | S | | Min | utes | | Minutes: 00–59 |
| 0x09 | 0 | 1 | 0s second | seconds Seconds Seconds | | | Seconds: 00–59 | | |
| 0x08 | OSCEN (0) | 0 | Cal sign (0) | | Cali | bration (00 | 000) | | Calibration values ^[6] |
| 0x07 | WDS (0) | WDW (0) | | | WDT (0 | 00000) | | | Watchdog ^[6] |
| 0x06 | WIE (0) | AIE (0) | PFE (0) | SQWE (0) | H/L (1) | P/L (0) | SQ1 (0) | SQ0 (0) | Interrupts ^[6] |
| 0x05 | M (1) | 0 | 10s ala | rm date | | Alarn | n day | | Alarm, day of month: 01–31 |
| 0x04 | M (1) | 0 | 10s alar | m hours | | Alarm | hours | | Alarm, hours: 00–23 |
| 0x03 | M (1) | 10s | alarm min | utes | | Alarm minutes | | | Alarm, minutes: 00–59 |
| 0x02 | M (1) | 10s | alarm seco | onds | | Alarm seconds | | | Alarm, seconds: 00–59 |
| 0x01 | | 10s ce | nturies | | | Cent | uries | | Centuries: 00–99 |
| 0x00 | WDF | AF | PF | OSCF ^[7] | BPF ^[7] | CAL (0) | W (0) | R (0) | Flags ^[6] |

Notes

- A () designates values shipped from the factory.
 The unused bits of RTC registers are reserved for future use and should be set to '0'.
 This is a binary value, not a BCD value.
 When user resets OSCF and BPF flag bits, the flags register will be updated after t_{RTCp} time.



Table 12. Register Map Detail

| Register | | | | Descri | ption | | | | | |
|--------------------|---|-----------------|--|-----------------|------------------|-------------------|-------------------|----------------|--|--|
| | Time Keeping - Years | | | | | | | | | |
| 0×0E | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 0x0F | 10s years Years | | | | | | | | | |
| | Contains the lower two BCD digits of the year. Lower nibble (four bits) contains the value for years; upper nibble (four bits) contains the value for 10s of years. Each nibble operates from 0 to 9. The range for the register is 0–99. | | | | | | | | | |
| | | | | Time Keepin | g - Months | | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 0x0E | 0 | 0 | 0 | 10s month | | M | onths | | | |
| | | | ne month. Lowe | | | | | n 0 to 9; upp | | |
| | | | | Time Keep | | <u> </u> | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 0x0D | 0 | 0 | 10s day | of month | | Dav | of month | | | |
| | 0 to 9; upper | | the date of the r) contains the 1 sted for. | | | | | | | |
| | | | | Time Keep | ing - Day | | | | | |
| 0x0C | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| | 0 | 0 | 0 | 0 | 0 | | Day of week | | | |
| | counts from 1 to 7 then returns to 1. The user must assign meaning to the day value, because the day is not integrated with the date. Time Keeping - Hours | | | | | | | | | |
| 0x0B | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| | | | 10s h ours in 24 hour contains the u | format. Lower n | | s) contains the | | | | |
| | | | | Time Keepin | g - Minutes | | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 0x0A | 0 | | 10s minutes | | | M | inutes | | | |
| | Contains the BCD value of minutes. Lower nibble (four bits) contains the lower digit and operates from 0 to 9; upper nibble (three bits) contains the upper minutes digit and operates from 0 to 5. The range for the register is 0–59. | | | | | | | | | |
| | | | | Time Keeping | g - Seconds | | | | | |
| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 0x09 | 0 | | 10s seconds | | | Se | conds | | | |
| | Contains the BCD value of seconds. Lower nibble (four bits) contains the lower digit and operates from 0 to 9; upper nibble (three bits) contains the upper digit and operates from 0 to 5. The range for the register is 0–59. | | | | | | | | | |
| | | | | Calibratio | n/Control | | | | | |
| 0X08 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| | OSCEN | 0 | Calibration sign | Calibration | | | | | | |
| OSCEN | | | to '1', the oscilla ower during stor | | When set to '0 |)', the oscillato | or runs. Disablin | g the oscillat | | |
| alibration Sign | Determines if | the calibration | adjustment is a | pplied as an ad | dition (1) to or | as a subtract | ion (0) from the | time-base. | | |



Table 12. Register Map Detail (continued)

| Register | Description | | | | | | | | |
|-------------------------------------|---|---|---|---|---|---|---|--|--|
| Calibration | These five bit | ts control the ca | alibration of the | clock. | | | | | |
| | Watchdog Timer | | | | | | | | |
| 0x07 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| •• | WDS | WDW | | | WE | | | | |
| WDS | Watchdog Str | obe. Setting th | | ds and restarts t | | | | | |
| WDW | bit is cleared automatically after the watchdog timer is reset. The WDS bit is write only. Reading it always returns a '0'. Watchdog Write Enable. Setting this bit to '1' disables any WRITE to the watchdog timeout value (D5–D0). This enables the user to set the watchdog strobe bit without disturbing the timeout value. Setting this bit to '0' allows bits D5–D0 to be written to the watchdog register when the next write cycle is complete. This function is explained in more detail in Watchdog Timer on page 23. | | | | | | | | |
| WDT | Watchdog Timeout Selection. The watchdog timer interval is selected by the 6-bit value in this register. It represents multiplier of the 32 Hz count (31.25 ms). The range of timeout value is 31.25 ms (a setting of 1) to 2 seconds (setting of 3 Fh). Setting the watchdog timer register to 0 disables the timer. These bits can be written only if the WDW bit was set to '0' on a previous cycle. | | | | | | | | |
| | | | | Interrupt Sta | tus/Control | | | | |
| 0x06 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| | WIE | AIE | PFE | SQWE | H/L | P/L | SQ1 | SQ0 | |
| WIE | Watchdog Intention the WDF flag | errupt Enable. . When set to '(| When set to '1' a)', the watchdog | and a watchdog timeout affects | timeout occurs only the WDF | s, the watchdoo flag. | g timer drives t | he INT pin an | |
| AIE | | pt Enable. Whe ffects the AF fla | | alarm match driv | ves the INT pir | n and the AF fla | ag. When set t | o '0', the aları | |
| PFE | | nable. When se ts only the PF f | | m match drives f | he INT pin and | d the PF flag. \ | When set to '0' | , the power fa | |
| SQWE | Square Wave Enable. When set to '1', a square wave is driven on the INT pin with frequency programmed using SQ1 and SQ0 bits. The square wave output takes precedence over interrupt logic. If the SQWE bit is set to '1'. when an enabled interrupt source becomes active, only the corresponding flag is raised and the INT pin continues to drive the | | | | | | | | |
| | | . The square ware the source bec | ave output take | s precedence ov | /er interrupt lo | gic. If the SQV | VE bit is set to | '1'. when an | |
| H/L | enabled inter square wave. | . The square ware the source bec | ave output take comes active, or | s precedence ov | ver interrupt lo nding flag is ra | gic. If the SQV aised and the I | VE bit is set to NT pin continu | '1'. when an les to drive th | |
| H/L P/L | enabled intern square wave. High/Low. Wh Pulse/Level. V | . The square w rupt source bec nen set to '1', th When set to '1', | ave output take comes active, or ne INT pin is driv the INT pin is c | s precedence ov nly the correspo | ver interrupt lo nding flag is ra I. When set to termined by H | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr | VE bit is set to NT pin continu is open drain rupt source for | '1'. when an les to drive th , active LOW. approximate | |
| | enabled inten square wave. High/Low. Wh Pulse/Level. V 200 ms. Whe SQ1, SQ0. Th | . The square w rupt source bed nen set to '1', th When set to '1', n set to '0', the hese bits are us following is the z Hz | ave output take comes active, or the INT pin is drive the INT pin is drive Sed to decide th | s precedence ov nly the correspo ven active HIGF driven active (de | ver interrupt lo nding flag is ra I. When set to termined by H vel (as set by he Square wa | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr H/L) until the f ve on the INT | VE bit is set to NT pin continu n is open drain rupt source for lags register is | '1'. when an tes to drive th , active LOW. approximate s read. | |
| P/L | enabled inten square wave. High/Low. Wh Pulse/Level. V 200 ms. Whe SQ1, SQ0. Th set to '1'. The (0, 0) - 1 Hz (0, 1) - 512 H (1, 0) - 4096 h | . The square w rupt source bed nen set to '1', th When set to '1', n set to '0', the hese bits are us following is the z Hz | ave output take comes active, or the INT pin is drive the INT pin is drive Sed to decide th | s precedence on hly the correspo ven active HIGH driven active (de n to an active le e frequency of t | ver interrupt lo nding flag is ra I. When set to termined by H evel (as set by he Square wa nbination of (S | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr H/L) until the f ve on the INT | VE bit is set to NT pin continu n is open drain rupt source for lags register is | '1'. when an les to drive th , active LOW. approximatel s read. | |
| P/L SQ1, SQ0 | enabled inten square wave. High/Low. Wh Pulse/Level. V 200 ms. Whe SQ1, SQ0. Th set to '1'. The (0, 0) - 1 Hz (0, 1) - 512 H (1, 0) - 4096 h | . The square w rupt source bed nen set to '1', th When set to '1', n set to '0', the hese bits are us following is the z Hz | ave output take comes active, or the INT pin is drive the INT pin is drive Sed to decide th | s precedence of hly the correspo ven active HIGH driven active (de n to an active le e frequency of t put for each con | ver interrupt lo nding flag is ra I. When set to termined by H evel (as set by he Square wa nbination of (S | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr H/L) until the f ve on the INT | VE bit is set to NT pin continu n is open drain rupt source for lags register is | '1'. when an tes to drive th , active LOW. approximate s read. | |
| P/L | enabled inten square wave. High/Low. Wh Pulse/Level. V 200 ms. Whe SQ1, SQ0. TI set to '1'. The (0, 0) - 1 Hz (0, 1) - 512 H (1, 0) - 4096 I (1, 1) - 32768 | . The square w rupt source bed nen set to '1', th When set to '1', n set to '0', the hese bits are us following is the z Hz Hz | ave output take comes active, or the INT pin is drive the INT pin is drive sed to decide th frequency out | s precedence of hly the correspond ven active HIGH friven active (de n to an active (de n to an active le e frequency of t put for each con Alarm | ver interrupt lo nding flag is ra I. When set to termined by H vel (as set by he Square wa hbination of (S | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr H/L) until the f ve on the INT SQ1, SQ0): D2 | VE bit is set to NT pin continu is open drain upt source for lags register is pin output whe | '1'. when an thes to drive the , active LOW approximate read. In SQWE bit | |
| P/L SQ1, SQ0 | enabled inten square wave. High/Low. Wf Pulse/Level. V 200 ms. Whe SQ1, SQ0. TI set to '1'. The (0, 0) - 1 Hz (0, 1) - 512 H (1, 0) - 4096 I (1, 1) - 32768 D7 M | The square w rupt source bed nen set to '1', th When set to '0', the hese bits are us following is the z Hz B Hz D6 0 | ave output take comes active, or the INT pin is drive the INT pin is drive sed to decide th e frequency out D5 10s ala | s precedence of hly the correspo- ven active HIGH triven active (de n to an active le e frequency of t put for each con Alarm D4 | ver interrupt lo nding flag is ra I. When set to termined by H evel (as set by he Square wa nbination of (S - Day D3 | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr H/L) until the f ve on the INT SQ1, SQ0): D2 Alarr | VE bit is set to NT pin continu n is open drain rupt source for lags register is pin output whe D1 n date | '1'. when an thes to drive the approximate a read. In SQWE bit | |
| P/L SQ1, SQ0 | enabled inten square wave. High/Low. Wh Pulse/Level. V 200 ms. Whe SQ1, SQ0. TI set to '1'. The (0, 0) - 1 Hz (0, 1) - 512 H (1, 0) - 4096 I (1, 1) - 32768 D7 M Contains the | The square w rupt source bed nen set to '1', th When set to '1', n set to '0', the hese bits are us following is the z Hz Hz Hz Hz data Hz data Hz Hz Hz hz hz hz hz hz hz hz hz hz hz hz hz hz | ave output take comes active, or the INT pin is drive the INT pin is drive sed to decide th e frequency out D5 10s ala the date of the | s precedence or hly the correspo ven active HIGH triven active (de n to an active le e frequency of t put for each con Alarm D4 rm date | ver interrupt lo nding flag is ra I. When set to termined by H vel (as set by he Square wa hbination of (S - Day D3 mask bit to sel | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr H/L) until the f ve on the INT GQ1, SQ0): D2 Alarr lect or deselec | VE bit is set to NT pin continu n is open drain upt source for lags register is pin output whe D1 n date t the date valu | '1'. when an an area to drive the area to drive LOW. approximate a read. In SQWE bit in SQWE bit in a squee | |
| P/L SQ1, SQ0 0x05 | enabled inten square wave. High/Low. Wh Pulse/Level. V 200 ms. Whe SQ1, SQ0. TI set to '1'. The (0, 0) - 1 Hz (0, 1) - 512 H (1, 0) - 4096 I (1, 1) - 32768 D7 M Contains the Match. When | The square w rupt source bed nen set to '1', th When set to '1', n set to '0', the hese bits are us following is the z Hz Hz Hz Hz data Hz data Hz Hz Hz hz hz hz hz hz hz hz hz hz hz hz hz hz | ave output take comes active, or the INT pin is drive the INT pin is drive sed to decide th e frequency out D5 10s ala the date of the | s precedence of hly the correspond ven active HIGH friven active (de n to an active le e frequency of t put for each con Alarm D4 rm date month and the | ver interrupt lo nding flag is ra I. When set to termined by H vel (as set by he Square wa hbination of (S - Day D3 mask bit to sel alarm match. | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr H/L) until the f ve on the INT GQ1, SQ0): D2 Alarr lect or deselec | VE bit is set to NT pin continu n is open drain upt source for lags register is pin output whe D1 n date t the date valu | '1'. when an an area to drive the area to drive LOW approximate a read. In SQWE bit D0 e. | |
| P/L SQ1, SQ0 0x05 M | enabled inten square wave. High/Low. Wh Pulse/Level. V 200 ms. Whe SQ1, SQ0. TI set to '1'. The (0, 0) - 1 Hz (0, 1) - 512 H (1, 0) - 4096 I (1, 1) - 32768 D7 M Contains the Match. When | The square w rupt source bed nen set to '1', th When set to '1', n set to '0', the hese bits are us following is the z Hz Hz Hz Hz data Hz data Hz Hz Hz hz hz hz hz hz hz hz hz hz hz hz hz hz | ave output take comes active, or the INT pin is drive the INT pin is drive sed to decide th e frequency out D5 10s ala the date of the | s precedence on hly the correspondence of ven active HIGH triven active (de n to an active (de n to an active (de e frequency of t put for each con Alarm D4 rm date month and the ue is used in the | ver interrupt lo nding flag is ra I. When set to termined by H vel (as set by he Square wa hbination of (S - Day D3 mask bit to sel alarm match. | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr H/L) until the f ve on the INT GQ1, SQ0): D2 Alarr lect or deselec | VE bit is set to NT pin continu n is open drain upt source for lags register is pin output whe D1 n date t the date valu | '1'. when an an area to drive the area to drive LOW approximate a read. In SQWE bit D0 e. | |
| P/L SQ1, SQ0 0x05 | enabled inten square wave. High/Low. Wh Pulse/Level. V 200 ms. Whe SQ1, SQ0. TI set to '1'. The (0, 0) - 1 Hz (0, 1) - 512 H (1, 0) - 4096 I (1, 1) - 32768 D7 M Contains the Match. When to ignore the | . The square w rupt source bed nen set to '1', th When set to '1', in set to '0', the hese bits are us following is the z Hz B Hz D6 0 alarm value for this bit is set to date value. | ave output take comes active, or the INT pin is drive the INT pin is drive sed to decide the frequency out D5 10s ala the date of the '0', the date valu | s precedence on hly the correspondence of ven active HIGH friven active (de n to an active le e frequency of t put for each con Alarm D4 rm date month and the ue is used in the Alarm - | ver interrupt lo nding flag is ra I. When set to termined by H vel (as set by he Square wa hbination of (S - Day D3 mask bit to sel alarm match. Hours | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr H/L) until the f ve on the INT GQ1, SQ0): D2 Alarr lect or deselec Setting this bit D2 | VE bit is set to NT pin continu n is open drain upt source for lags register is pin output whe D1 n date t the date valu to '1' causes th | '1'. when an an area to drive the approximate a read. In SQWE bit D0 e. ne match circulation of the approximate and a second approximate a second approximate a second approximate | |
| P/L SQ1, SQ0 0x05 M | enabled intens square wave. High/Low. Wh Pulse/Level. V 200 ms. Whe SQ1, SQ0. Th set to '1'. The (0, 0) - 1 Hz (0, 1) - 512 H (1, 0) - 4096 h (1, 1) - 32768 D7 M Contains the Match. When to ignore the D7 M | . The square w rupt source bed hen set to '1', th When set to '1', in set to '0', the hese bits are us following is the z Hz B Hz D6 0 alarm value for this bit is set to date value. D6 0 | ave output take comes active, or he INT pin is drive the INT pin is drive sed to decide the frequency out D5 10s ala the date of the '0', the date value D5 10s alar | s precedence on hly the correspondence on ven active HIGH triven active (de n to an active (de n to an active (de e frequency of t put for each con Alarm D4 rm date month and the ue is used in the Alarm - D4 | ver interrupt lo nding flag is ra I. When set to termined by H evel (as set by he Square wa hbination of (S D3 mask bit to sel alarm match. Hours D3 | gic. If the SQV aised and the I '0', the INT pir I/L) by an interr H/L) until the f ve on the INT GQ1, SQ0): D2 Alarr lect or deselec Setting this bit D2 Alarr | VE bit is set to NT pin continu is open drain upt source for lags register is pin output whe D1 n date t the date valu to '1' causes th D1 n hours | '1'. when an an area to drive the approximate a read. In SQWE bit D0 e. he match circular | |



Table 12. Register Map Detail (continued)

| Register | Description | | | | | | | | | |
|----------|---|---------------------------------------|---|--|-----------------|-------------------|--------------------------|-----------------------------|--|--|
| | Alarm - Minutes | | | | | | | | | |
| 0.02 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 0x03 | М | 1 | 0s alarm minute | es | | Alarm | minutes | | | |
| | Contains the | alarm value for | the minutes an | d the mask bit t | o select or des | select the minu | tes value. | | | |
| Μ | Match. When this bit is set to '0', the minutes value is used in the alarm match. Setting this bit to '1' causes the ma circuit to ignore the minutes value. | | | | | | | | | |
| | | | | Alarm - S | econds | | | | | |
| 0.400 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| 0x02 | М | 1 | Os alarm secon | ds | | Alarm | seconds | | | |
| | Contains the | alarm value for | the seconds ar | nd the mask bit | o select or de | select the seco | onds' value. | | | |
| Μ | | this bit is set to re the seconds | | s value is used | in the alarm m | atch. Setting th | nis bit to '1' cau | ises the mate | | |
| | | | | Time Keeping | - Centuries | | | | | |
| 0x01 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| | | 10s c | enturies | | | Cen | turies | | | |
| | | | | nibble contains to 9. The rang | | | | pper nibble | | |
| | | | | Fla | gs | | | | | |
| 0x00 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| | WDF | AF | PF | OSCF | BPF | CAL | W | R | | |
| WDF | | | | et to '1' when the register is read | | | o reach 0 with | out being res | | |
| AF | | | | nen the time and ags register is re | | | ed in the alarm | registers wit | | |
| PF | | ag. This read o is register is rea | | 1' when power | alls below the | power fail thre | shold V _{SWITC} | ₁ . It is cleare | | |
| OSCF | Oscillator Fail Flag. Set to '1' on power-up if the oscillator is enabled and not running in the first 5 ms of operation. This indicates that RTC backup power failed and clock value is no longer valid. This bit survives power cycle and is never cleared internally by the chip. The user must check for this condition and write '0' to clear this flag. When user resets OSCF flag bit, the bit will be updated after t _{RTCp} time. | | | | | | | | | |
| BPF | Backup Power Fail Flag. Set to '1' on power-up if the backup power (battery or capacitor) failed. The backup power fail condition is determined by the voltage falling below their respective minimum specified voltage. BPF can hold the data only until a defined low level of the back-up voltage (V_{DR}). User must reset this bit to clear this flag. When user resets BPF flag bit, the bit will be updated after t_{BTCD} time. | | | | | | | | | |
| CAL | Calibration M | ode. When set | to '1', a 512 Hz | square wave is o SQ0/SQ1 and ot | | | | | | |
| W | alarm registe the RTC registe | rs, calibration re | egister, interrupt | s updates of the register and fla ne keeping court on power-up. | gs register. Se | etting the 'W' bi | t to '0' causes f | the contents | | |
| R | Read Enable the reading p | : Setting 'R' bit t | o '1', stops cloc bit to '0' to resu | k updates to use me clock update | | | | | | |



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

| Storage temperature65 °C to +150 °C |
|---|
| Maximum accumulated storage time |
| At 150 °C ambient temperature 1000 h |
| At 85 °C ambient temperature 20 Years |
| Maximum junction temperature 150 °C |
| Supply voltage on V_{CC} relative to V_{SS} |
| CY14C064PA:0.5 V to +3.1 V |
| CY14B064PA:0.5 V to +4.1 V |
| CY14E064PA:0.5 V to +7.0 V |
| DC voltage applied to outputs |
| in High Z state–0.5 V to V_{CC} + 0.5 V |
| Input voltage0.5 V to V _{CC} + 0.5 V |

| Transient voltage (< 20 ns) on any pin to ground potential–2.0 V to V_{CC} + 2.0 V |
|--|
| Package power dissipation capability (T _A = 25 °C)1.0 W |
| Surface mount lead soldering temperature (3 seconds)+260 °C |
| DC output current (1 output at a time, 1s duration) 15 mA |
| Static discharge voltage (per MIL-STD-883, Method 3015)> 2001 V |
| Latch-up current> 140 mA |

Operating Range

| Device | Range | Ambient Temperature | V _{cc} |
|------------|------------|------------------------|-----------------|
| CY14C064PA | Industrial | –40 °C to +85 °C | 2.4 V to 2.6 V |
| CY14B064PA | | | 2.7 V to 3.6 V |
| CY14E064PA | | | 4.5 V to 5.5 V |

DC Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Condit | ions | Min | Typ ^[8] | Max | Unit |
|-------------------------------|---|--|--------------|------|---------------------------|-----|------|
| V _{CC} | Power supply | | CY14C064PA | 2.4 | 2.5 | 2.6 | V |
| | | (| CY14B064PA | 2.7 | 3.0 | 3.6 | V |
| | | (| CY14E064PA | 4.5 | 5.0 | 5.5 | V |
| I _{CC1} | Average V _{CC} current | | CY14C064PA | _ | - | 3 | mA |
| | | Values obtained | CY14B064PA | | | | |
| | | without output loads (I _{OUT} = 0 mA) | CY14E064PA | _ | - | 4 | mA |
| | | f _{SCK} = 104 MHz; Values obtained witho loads (I _{OUT} = 0 mA) | out output | _ | - | 10 | mA |
| I _{CC2} | Average V _{CC} current during STORE | All inputs don't care, Average current for du | | - | - | 3 | mA |
| I _{CC3} | Average V_{CC} current f _{SCK} = 1 MHz; $V_{CC} = V_{CC(Typ)}$, 25 °C | All inputs cycling at CMOS levels. Values obtained without output loads (I _{OUT} = 0 mA) | | - | - | 1 | mA |
| I _{CC4} | Average V _{CAP} current during AutoStore cycle | All inputs don't care. A current for duration t_S | | - | - | 3 | mA |
| I _{SB} | V _{CC} standby current | $\begin{array}{l} \hline CS \geq (V_{CC} - 0.2 \text{ V}).\\ V_{IN} \leq 0.2 \text{ V or} \geq (V_{CC} - 0.2 \text{ V}).\\ 'W' \text{ bit set to '0'. Standby current}\\ level after nonvolatile cycle is complete. Inputs are static.\\ f_{SCK} = 0 \text{ MHz}. \end{array}$ | | - | _ | 250 | μA |
| I _{ZZ} | Sleep mode current | t _{SLEEP} time after SLEE is registered. All input and configured at CM | s are static | - | - | 8 | μA |
| I _{IX^[9]} | Input leakage current (except HSB) | | | –1 | - | +1 | μA |
| | Input leakage current (for HSB) | | | -100 | _ | +1 | μA |
| l _{oz} | Off state output leakage current | | | -1 | _ | +1 | μA |

Notes

Typical values are at 25 °C, V_{CC} = V_{CC(Typ)}. Not 100% tested.
 The HSB pin has I_{OUT} = -2 µA for V_{OH} of 2.4 V when both active HIGH and LOW drivers are disabled. When they are enabled standard V_{OH} and V_{OL} are valid. This parameter is characterized but not tested.



DC Electrical Characteristics (continued)

Over the Operating Range

| Parameter | Description | Test Cond | itions | Min | Typ ^[8] | Max | Unit |
|---------------------------------------|--|------------------------------|------------|----------------|---------------------------|-----------------------|------|
| V _{IH} | Input HIGH voltage | | CY14C064PA | 1.7 | - | V _{CC} + 0.5 | V |
| | | | CY14B064PA | 2.0 | - | V _{CC} + 0.5 | V |
| | | | CY14E064PA | | | | |
| V _{IL} | Input LOW voltage | | CY14C064PA | $V_{ss} - 0.5$ | - | 0.7 | V |
| | | | CY14B064PA | $V_{ss} - 0.5$ | _ | 0.8 | V |
| | | | CY14E064PA | | | | |
| V _{OH} | Output HIGH voltage | I _{OUT} = –1 mA | CY14C064PA | 2.0 | - | - | V |
| | | I _{OUT} = –2 mA | CY14B064PA | 2.4 | - | - | V |
| | | | CY14E064PA | $V_{CC} - 0.4$ | - | - | |
| V _{OL} | Output LOW voltage | I _{OUT} = 2 mA | CY14C064PA | - | - | 0.4 | V |
| | | I _{OUT} = 4 mA | CY14B064PA | - | - | 0.4 | V |
| | | | CY14E064PA | | | | |
| V _{CAP} ^[10] | Storage capacitor | Between V _{CAP} pin | CY14C064PA | 170 | 220 | 270 | μF |
| | | and V _{SS} | CY14B064PA | 42 | 47 | 180 | μF |
| | | | CY14E064PA | | | | |
| V _{VCAP} ^[11, 12] | Maximum voltage driven on V _{CAP} | V _{CC} = Max | CY14C064PA | _ | _ | V _{CC} | V |
| | pin by the device | | CY14B064PA | | | | |
| | | | CY14E064PA | _ | _ | V _{CC} – 0.5 | V |

Data Retention and Endurance

Over the Operating Range

| Parameter | Description | Min | Unit |
|-------------------|------------------------------|-------|-------|
| DATA _R | Data retention | 20 | Years |
| NV _C | Nonvolatile STORE operations | 1,000 | K |

Capacitance

| Parameter ^[12] | Description | Test Conditions | Max | Unit |
|---------------------------|------------------------|------------------------------------|-----|------|
| C _{IN} | Input capacitance | T _A = 25 °C, f = 1 MHz, | 7 | pF |
| C _{OUT} | Output pin capacitance | $V_{CC} = V_{CC(Typ)}$ | 7 | pF |

Thermal Resistance

| Parameter ^[12] | Description | Test Conditions | 16-pin SOIC | Unit |
|---------------------------|--|--|-------------|------|
| Θ_{JA} | | Test conditions follow standard test methods and procedures for measuring thermal impedance, per | 56.68 | °C/W |
| Θ^{JC} | Thermal resistance (junction to case) | EIA/JESD51. | 32.11 | °C/W |

Notes


<sup>Notes
10. Min V_{CAP} value guarantees that there is a sufficient charge available to complete a successful AutoStore operation. Max V_{CAP} value guarantees that the capacitor on V_{CAP} is charged to a minimum voltage during a Power-Up RECALL cycle so that an immediate power-down cycle can complete a successful AutoStore. Therefore it is always recommended to use a capacitor within the specified min and max limits. Refer application note AN43593 for more details on V_{CAP} options.
11. Maximum voltage on V_{CAP} in (V_{VCAP}) is provided for guidance when choosing the V_{CAP} capacitor. The voltage rating of the V_{CAP} capacitor across the operating temperature range should be higher than the V_{VCAP} voltage.
12. These parameters are guaranteed by design and are not tested.</sup>




AC Test Loads and Waveforms


Figure 34. AC Test Loads and Waveforms


For 2.5 V (CY14C064PA):







For 3 V (CY14B064PA):





For 5 V (CY14E064PA):





AC Test Conditions

| Description | CY14C064PA | CY14B064PA | CY14E064PA |
|--|------------------|------------------|------------------|
| Input pulse levels | 0 V to 2.5 V | 0 V to 3 V | 0 V to 3 V |
| Input rise and fall times (10%–90%) | <u><</u> 3 ns | <u><</u> 3 ns | <u><</u> 3 ns |
| Input and output timing reference levels | 1.25 V | 1.5 V | 1.5 V |



RTC Characteristics

Over the Operating Range

| Parameter | Description | | Min | Typ ^[13] | Max | Units |
|-------------------------------------|--|----------------------|-----|----------------------------|------|-------|
| V _{RTCbat} | RTC battery pin voltage | | 1.8 | 3.0 | 3.6 | V |
| I _{BAK} ^[14] | RTC backup current | T _A (Min) | - | - | 0.45 | μA |
| | (Refer Figure 32 for the recommended external componets for RTC) | 25 °C | - | 0.45 | - | μA |
| | | T _A (Max) | - | - | 0.60 | μA |
| V _{RTCcap} ^[15] | RTC capacitor pin voltage | T _A (Min) | 1.6 | - | 3.6 | V |
| | | 25 °C | 1.5 | 3.0 | 3.6 | V |
| | | T _A (Max) | 1.4 | - | 3.6 | V |
| tOCS | RTC oscillator time to start | | - | 1 | 2 | sec |
| V _{BAKFAIL} | Backup failure threshold | | 1.8 | - | 2.2 | V |
| V _{DR} | BPF flag retention voltage | | 1.6 | - | - | V |
| t _{RTCp} | RTC processing time from end of 'W' bit set to '0' | | - | - | 1 | ms |
| R _{BKCHG} | RTC backup capacitor charge current limiting resistor | | 350 | _ | 850 | Ω |

AC Switching Characteristics

Over the Operating Range

| Parame | eter ^[16] | | 25 MHz (RDRTC | Instruction) ^[17] | 40 I | MHz | 104 | MHz | |
|-----------------------------------|----------------------|------------------------|---------------|------------------------------|------|-----|-----|-----|------|
| Cypress Parameter | Alt. Parameter | Description | Min | Мах | Min | Мах | Min | Мах | Unit |
| f _{SCK} | f _{SCK} | Clock frequency, SCK | - | 25 | _ | 40 | - | 104 | MHz |
| t _{CL} ^[18] | t _{WL} | Clock pulse width LOW | 18 | - | 11 | - | 4.5 | - | ns |
| t _{CH} ^[18] | t _{WH} | Clock pulse width HIGH | 18 | - | 11 | - | 4.5 | - | ns |
| t _{CS} | t _{CE} | CS HIGH time | 20 | - | 20 | - | 20 | - | ns |
| t _{CSS} | t _{CES} | CS setup time | 10 | - | 10 | - | 5 | - | ns |
| t _{CSH} | t _{CEH} | CS hold time | 10 | - | 10 | - | 5 | - | ns |
| t _{SD} | t _{SU} | Data in setup time | 5 | - | 5 | - | 4 | - | ns |
| t _{HD} | t _H | Data in hold time | 5 | - | 5 | - | 3 | - | ns |
| t _{HH} | t _{HD} | HOLD hold time | 5 | - | 5 | - | 3 | - | ns |
| t _{SH} | t _{CD} | HOLD setup time | 5 | - | 5 | - | 3 | - | ns |
| t _{CO} | t _V | Output valid | - | 15 | _ | 9 | _ | 8 | ns |
| t _{HHZ} ^[18] | t _{HZ} | HOLD to output high Z | - | 15 | _ | 15 | _ | 8 | ns |
| [40] | t _{LZ} | HOLD to output low Z | _ | 15 | _ | 15 | - | 8 | ns |
| t _{OH} | t _{HO} | Output hold time | 0 | - | 0 | | 0 | - | ns |
| t _{HZCS} ^[18] | t _{DIS} | Output disable time | _ | 25 | _ | 20 | _ | 8 | ns |

Notes


Notes
13. Typical values are at 25 °C, V_{CC} = V_{CC(Typ)}. Not 100% tested.
14. Current drawn from either V_{RTCcap} or V_{RTCbat} when V_{CC} < V_{SWITCH}.
15. If V_{RTCcap} > 0.5 V or if no capacitor is connected to V_{RTCcap} pin, the oscillator will start in tOCS time. If a backup capacitor is connected and V_{RTCcap} < 0.5 V, the capacitor must be allowed to charge to 0.5 V for oscillator to start.
16. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V_{CC}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{C1}/I_{OH} and load capacitance shown in Figure 34.
17. Applicable for BTC opende purples, endergo and data out avalage.


17. Applicable for RTC opcode cycles, address cycles and data out cycles.

18. These parameters are guaranteed by design and are not tested.



Switching Waveforms








AutoStore or Power-Up RECALL

Over the Operating Range

| Deremeter | Description | | | (064PA | Unit |
|--------------------------------------|--|------------|-----|--------|------|
| Parameter | | | | Max | Unit |
| t _{FA} ^[19] | Power-Up RECALL duration | CY14C064PA | - | 40 | ms |
| | | CY14B064PA | - | 20 | ms |
| | | CY14E064PA | - | 20 | ms |
| t _{STORE} ^[20] | STORE cycle duration | | - | 8 | ms |
| t _{DELAY} ^[21] | Time allowed to complete SRAM write cycle | | - | 25 | ns |
| V _{SWITCH} | Low voltage trigger level | CY14C064PA | _ | 2.35 | V |
| | | CY14B064PA | - | 2.65 | V |
| | | CY14E064PA | - | 4.40 | V |
| t _{VCCRISE} ^[22] | V _{CC} rise time | | 150 | - | μs |
| V _{HDIS} ^[22] | HSB output disable voltage | | - | 1.9 | V |
| t _{LZHSB} ^[22] | HSB high to nvSRAM active time | | - | 5 | μs |
| t _{HHHD} ^[22] | HSB HIGH active time | | - | 500 | ns |
| t _{WAKE} | Time for nvSRAM to wake up from SLEEP mode | CY14C064PA | _ | 40 | ms |
| | | CY14B064PA | - | 20 | ms |
| | | CY14E064PA | - | 20 | ms |
| t _{SLEEP} | Time to enter into SLEEP mode after Issuing SLEEP instruction | | - | 8 | ms |
| t _{SB} [22] | Time to enter into standby mode after \overline{CS} going HIGH | | - | 100 | μs |

Switching Waveforms



Notes

21. On a Hardware STORE and AutoStore initiation, SRAM write operation continues to be enabled for time t_{DELAY}

22. These parameters are guaranteed by design and are not tested.

Read and Write cycles are ignored during STORE, RECALL, and while V_{CC} is below V_{SWITCH.}
 During power-up and power-down, HSB glitches when HSB pin is pulled up through an external resistor.

 ^{19.} t_{FA} starts from the time V_{CC} rises above V_{SWITCH.}
 20. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.



Software Controlled STORE/RECALL Cycles

Over the Operating Range

| Parameter | Description | | CY14X064PA | |
|-------------------------------------|-------------------------------|-----|------------|------|
| | Description | Min | Max | Unit |
| t _{RECALL} | RECALL duration | _ | 600 | μs |
| t _{SS} ^[25, 26] | Soft sequence processing time | | 500 | μs |

Switching Waveforms






Figure 40. AutoStore Enable Cycle



CS 7 0 5 6 1 2 3 4 SCK 0 0 0 SI 0 0 0 ^{− t}RECALL → 4 HI-Z RWI -RDY

Figure 39. Software RECALL Cycle

Figure 41. AutoStore Disable Cycle



Notes

25. This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command. 26. Commands such as STORE and RECALL lock out I/O until operation is complete which further increases this time. See the specific command.




Hardware STORE Cycle

Over the Operating Range

| Parameter | Description | CY14X064PA | | Unit |
|-------------------|----------------------------|------------|-----|------|
| | Description | Min | Мах | Onit |
| t _{PHSB} | Hardware STORE pulse width | 15 | _ | ns |

Switching Waveforms





Note 27. If an SRAM write has not taken place since the last nonvolatile cycle, no AutoStore or Hardware STORE takes place.




Ordering Information

| Ordering Code | Package Diagram | Package Type | Operating Range |
|------------------|-----------------|---------------------|-----------------|
| CY14B064PA-SFXIT | 51-85022 | 16-pin SOIC, 40 MHz | Industrial |
| CY14B064PA-SFXI | | | |

All the above parts are Pb-free.


Ordering Code Definitions





Package Diagram

Figure 43. 16-pin SOIC (0.413 × 0.299 × 0.0932 Inches) Package Outline, 51-85022



51-85022 *E



Acronyms

| Acronym | Description | | |
|---------|--|--|--|
| BCD | Binary Coded Decimal | | |
| CPHA | Clock Phase | | |
| CPOL | Clock Polarity | | |
| CMOS | Complementary Metal Oxide Semiconductor | | |
| CRC | Cyclic Redundancy Check | | |
| EEPROM | Electrically Erasable Programmable Read-Only Memory | | |
| EIA | Electronic Industries Alliance | | |
| I/O | Input/Output | | |
| JEDEC | Joint Electron Devices Engineering Council | | |
| LSB | Least Significant Bit | | |
| MSB | Most Significant Bit | | |
| nvSRAM | Non-volatile Static Random Access Memory | | |
| OSCF | Oscillator Fail Flag | | |
| OSCF | Oscillator Fail Flag | | |
| RWI | Read and Write Inhibit | | |
| RTC | Real Time Clock | | |
| RoHS | Restriction of Hazardous Substances | | |
| SNL | Serial Number Lock | | |
| SPI | Serial Peripheral Interface | | |
| SONOS | Silicon-Oxide-Nitride-Oxide Semiconductor | | |
| SOIC | Small Outline Integrated Circuit | | |
| SRAM | Static Random Access Memory | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | |
|--------|-------------------|--|--|
| °C | degree Celsius | | |
| F | farad | | |
| Hz | hertz | | |
| kHz | kilohertz | | |
| kΩ | kilohm | | |
| MHz | megahertz | | |
| μA | microampere | | |
| mA | milliampere | | |
| μF | microfarad | | |
| μS | microsecond | | |
| ms | millisecond | | |
| ns | nanosecond | | |
| Ω | ohm | | |
| % | percent | | |
| pF | picofarad | | |
| ppm | parts per million | | |
| sec | second | | |
| V | volt | | |
| W | watt | | |



Document History Page

Document Title: CY14C064PA, CY14B064PA, CY14E064PA, 64-Kbit (8 K × 8) SPI nvSRAM with Real Time Clock Document Number: 001-68249

| Rev. | ECN | Orig. of Change | Submission Date | Description of Change |
|------|---------|--------------------|--------------------|--|
| ** | 3202424 | GVCH | 03/22/2011 | New data sheet. |
| *A | 3248510 | GVCH | 05/04/2011 | Changed status from Preliminary to Final. |
| *В | 3386955 | GVCH | 09/28/2011 | Updated Pin Definitions (Added Note 2 and referred the same note in V_{RTCcap} , V_{RTCbat} , X_{out} , X_{in} and INT/SQW parameters). Updated SPI Operating Features (Updated Power-Up (description)). Updated Special Instructions (Updated SLEEP Instruction (description), updated Figure 23). Updated Device ID (Updated Table 7 (Added Device ID (4 bytes) column)). Updated Real Time Clock Operation (Added Note 3 and referred the same note in Figure). Updated DC Electrical Characteristics (Changed maximum value of I _{CC2} parameter from 2 mA to 3 mA, added Note 10 and referred the same note in V _{CAP} parameter). Updated RTC Characteristics. Updated AC Switching Characteristics (Added Note 16 and referred the same note in Parameters column). Updated Package Diagram. |
| *C | 3683851 | GVCH | 07/24/2012 | Updated DC Electrical Characteristics (Added V _{VCAP} parameter and its details, added Note 11 and referred the same note in V _{VCAP} parameter, also referred Note 12 in V _{VCAP} parameter). |
| *D | 3762423 | GVCH | 10/01/2012 | Updated Maximum Ratings (Removed "Ambient temperature with power applied" and included "Maximum junction temperature"). |
| *E | 3985113 | GVCH | 04/29/2013 | Updated RTC Characteristics: Changed maximum value of V _{BAKFAIL} parameter from 2 V to 2.2 V. Updated Package Diagram: spec 51-85022 – Changed revision from *D to *E. |
| *F | 4042118 | GVCH | 06/27/2013 | Updated Real Time Clock Operation: Updated Backup Power (Added Note). Added RTC External Components. Moved Figure 32 from Flags Register section to RTC External Components section. Added PCB Design Considerations for RTC. |
| *G | 4567905 | GVCH | 11/12/2014 | Added related documentation hyperlink in page 1. |
| *Н | 6033841 | GVCH | 01/16/2018 | Updated to the new template. Completing the Sunset review. |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

| Arm [®] Cortex [®] Microcontrollers | cypress.com/arm |
|---|------------------------|
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Memory | cypress.com/memory |
| Microcontrollers | cypress.com/mcu |
| PSoC | cypress.com/psoc |
| Power Management ICs | cypress.com/pmic |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless Connectivity | cypress.com/wireless |

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or system could cause personal injury, death, or properly damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

[©] Cypress Semiconductor Corporation, 2011-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software governing the use of form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.