SCAS162B - JUNE 1990 - REVISED NOVEMBER 1996

					- KEVISED IN	1
•	Members of the Texas Instruments <i>Widebus</i> ™ Family Inputs Are TTL-Voltage Compatible	74ACT16		DL P	PACKAGE PACKAGE	
			$\Box$			
	3-State Outputs Drive Bus Lines Directly	1OEAB	1	- 6	10EBA	
•	Flow-Through Architecture Optimizes	1B1	2	- 6	1A1	
	PCB Layout	1B2 L	1	- 6	1A2	
•	Distributed V <sub>CC</sub> and GND Pin Configuration		4	- 6	GND	
	Minimizes High-Speed Switching Noise	1B3 L			1A3	
•	<i>EPIC</i> ™ (Enhanced-Performance Implanted		6		1A4	
	CMOS) 1-µm Process	00 -	7		] v <sub>cc</sub>	
•	500-mA Typical Latch-Up Immunity at	1B5			1A5	
	125°C	1B6 [			1A6	
•	Package Options Include Plastic 300-mil		10	- 6	] 1A7	
•	Shrink Small-Outline (DL) Packages Using		11		GND	
	25-mil Center-to-Center Pin Spacings and	1B8 [		- 6	1A8	
	380-mil Fine-Pitch Ceramic Flat (WD)	1B9 [			1A9	
	Packages Using 25-mil Center-to-Center		14	- 6	GND	
	Pin Spacings		15	- 6	GND	
			16		2A1	
des	cription		17	- 6	2A2	
	-	GND		- 6	GND	
	The 'ACT16863 are 18-bit noninverting	2B3		- 6	2A3	
	transceivers designed for asynchronous		20	- 6	2A4	
	communication between data buses. The	_	21		2A5	
	control-function implementation minimizes		22		]V <sub>CC</sub>	
	external timing requirements.	2B6		- 6	] 2A6	
	The 'ACT16863 can be used as two 9-bit	2B7	1	- 6	2A7	
	transceivers or one 18-bit transceiver. They allow		25	- 6	] GND	
	data transmission from the A bus to the B bus or	2B8	1		]2A8	

from the B bus to the A bus, depending on the logic level at the output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs.

2B8 26 31 2A8 2B9 27 30 2A9 2OEAB 28 29 20EBA

The 74ACT16863 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16863 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The 74ACT16863 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	(each 9-bit section)									
INP	UTS									
OEAB	OEBA	OPERATION								
н	L	B data to A bus								
L	Н	A data to B bus								
н	Н	Isolation								

**FUNCTION TABLE** 

# 52

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated


SCAS162B - JUNE 1990 - REVISED NOVEMBER 1996


### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





To Eight Other Channels



SCAS162B - JUNE 1990 - REVISED NOVEMBER 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

### recommended operating conditions (see Note 2)

		54ACT16863			74	63	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		h	2			V
VIL	Low-level input voltage		VI.	0.8			0.8	V
VI	Input voltage	0	RE	VCC	0		VCC	V
Vo	Output voltage	0	7	VCC	0		VCC	V
ЮН	High-level output current		52	-24			-24	mA
IOL	Low-level output current	20,	2	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
ТА	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCAS162B - JUNE 1990 - REVISED NOVEMBER 1996

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	RAMETER	TEST CONDITIONS	N.	T,	<b>₄ = 25°C</b>	;	54ACT	16863	74ACT	16863	UNIT		
PA	ARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
			4.5 V	4.4			4.4		4.4				
		I <sub>OH</sub> = -50 μA	5.5 V	5.4			5.4		5.4				
Val		I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		v		
VOH		OH = -24 MA	5.5 V	4.94			4.7		4.8		v		
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85						
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85				
		10 50.04	4.5 V			0.1		0.1		0.1			
		I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1		0.1			
Vai		le: - 24 mA	4.5 V			0.36	4	0.5		0.44	V		
VOL		I <sub>OL</sub> = 24 mA	5.5 V			0.36	Ú,	0.5		0.44	Ý		
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V			1.65							
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				A.			1.65			
lj	Control inputs	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ		
loz‡	A or B ports	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ		
ICC	•	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		160		80	μΑ		
∆ICC§		One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			0.9		1		1	mA		
Ci	Control inputs	$V_{I} = V_{CC}$ or GND	5 V		4.5						pF		
Cio	A or B ports	$V_0 = V_{CC}$ or GND	5 V		17						pF		

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	<b>₄ = 25°C</b>	;	54ACT	16863	74ACT	16863	UNIT
FARAWETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	4.1	7	9.9	4.1	12.1	4.1	11.1	20
<sup>t</sup> PHL	AUB	BOIA	3.1	6.4	10.6	3.1	12.5	3.1	11.8	ns
<sup>t</sup> PZH		A or B	3	5.9	9.6	3	11.5	3	10.6	20
<sup>t</sup> PZL	OEBA or OEAB		3.9	7.4	12.3	3.9	14.7	3.9	13.6	ns
<sup>t</sup> PHZ		A or B	5.7	8.2	10.6	5.7	12.3	5.7	11.6	20
<sup>t</sup> PLZ	OEBA or OEAB	AULP	5.4	7.7	10	5.4	11.6	5.4	11	ns

# operating characteristics, V\_{CC} = 5 V, T<sub>A</sub> = 25°C

	PARAMETER		TEST CO	TYP	UNIT	
Cpd	Power dissipation capacitance per transceiver	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 1 MHz	62	pF



 $\mathbf{2}\times \mathbf{V_{CC}}$ TEST 0 **S1 S1** Open O Open tPLH/tPHL **500** Ω From Output tPLZ/tPZL  $2 \times V_{CC}$  $\wedge \wedge \wedge$ **Under Test** GND tPHZ/tPZH GND  $C_L = 50 \text{ pF}$ ≶ **500** Ω (see Note A) LOAD CIRCUIT Output 3 V Control 1.5 V 1.5 V (low-level 0 V enabling) <sup>t</sup>PZL 3 V tPLZ -Output ≈ Vcc Input 1.5 V 1.5 V 50% V<sub>CC</sub> Waveform 1 20% V<sub>CC</sub> 0 V S1 at 2  $\times$  V<sub>CC</sub> Vol (see Note B) <sup>t</sup>PLH tPHZ -<sup>t</sup>PHL tPZH -Output Vон ۷он Waveform 2 80% V<sub>CC</sub> 50% V<sub>CC</sub> 50% V<sub>CC</sub> 50% V<sub>CC</sub> Output S1 at GND VOL ≈ 0 V (see Note B) VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS** 

### PARAMETER MEASUREMENT INFORMATION

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
74ACT16863DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16863	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
74ACT16863DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated