#### features

• Fast Throughput Rate: 1.25 MSPS at 5 V,

625 KSPS at 3 V

Wide Analog Channel Input: 0 V to AV<sub>DD</sub>

Eight Analog Input Channels

Channel Auto-Scan

● Differential Nonlinearity Error: < ±1 LSB

● Integral Nonlinearity Error: < ±1 LSB

Signal-to-Noise and Distortion Ratio: 57 dB

• Single 2.7-V to 5.5-V Supply Operation

Very Low Power: 40 mW at 5.5 V,

8 mW at 2.7 V

Autopower-Down: 300 μA Max

Software Power Down: 10 μA Max


 Glueless Serial Interface to TMS320 DSPs and (Q)SPI Compatible Microcontrollers

Programmable Internal Reference Voltage:
 3.8-V Reference for 5-V Operation,
 2.3-V Reference for 3-V Operation

#### applications

- Mass Storage and Hard Disk Drive
- Automotive
- Digital Servos
- Process Control
- General-Purpose DSP
- Image Sensor Processing

# DW OR PW PACKAGE (TOP VIEW)



# description

The TLV1570 is a 10-bit data acquisition system that combines an 8-channel input multiplexer (MUX), a high-speed 10-bit ADC, an on-chip reference, and a high-speed serial interface. The device contains an on-chip control register allowing control of channel selection, conversion start, reference voltage levels, and power down via the serial port. The MUX is independently accessible, which allows the user to insert a signal conditioning circuit such as an antialiasing filter or an amplifier, if required, between the MUX and the ADC. Therefore one signal conditioning circuit can be used for all eight channels.

The TLV1570 operates from a single 2.7-V to 5.5-V power supply. The device accepts an analog input range from 0 V to AV<sub>DD</sub> and digitizes the input at a maximum 1.25 MSPS throughput rate. Power dissipation is only 8 mW with a 2.7-V supply or 40 mW with a 5.5-V supply. The device features an autopower-down mode that automatically powers down to 300  $\mu$ A, 10 ns after a conversion is performed. With software power down enabled, the device is further powered down to only 10  $\mu$ A.

The TLV1570 communicates with digital microprocessors via a simple 4- or 5-wire serial port that interfaces directly to Texas Instruments TMS320 DSPs, and SPI™ and QSPI™ compatible microcontrollers without using additional glue logic.

A very high throughput rate, a simple serial interface, and low power consumption make the TLV1570 an ideal choice for high-speed digital signal processing requiring multiple analog inputs.

#### **AVAILABLE OPTIONS**

|               | PACKAGED DEVICES      |                       |  |  |
|---------------|-----------------------|-----------------------|--|--|
| TA            | SMALL OUTLINE<br>(DW) | SMALL OUTLINE<br>(PW) |  |  |
| 0°C to 70°C   | TLV1570CDW            | TLV1570CPW            |  |  |
| -40°C to 85°C | TLV1570IDW            | TLV1570IPW            |  |  |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc.

TEXAS INSTRUMENTS

# functional block diagram



# **Terminal Functions**

| TERM      | INAL                   |     | DECORPTION   |  |  |  |
|-----------|------------------------|-----|--|--|--|--|
| NAME      | NO.                    | 1/0 | DESCRIPTION  |  |  |  |
| AGND      | 14                     |     | Analog ground  |  |  |  |
| AIN       | 20                     | I   | ADC analog input   |  |  |  |
| $AV_{DD}$ | 15                     |     | Analog supply voltage, 2.7 V to 5.5 V  |  |  |  |
| CH0 – CH7 | 5,4,3,2,1,<br>18,17,16 | I   | Analog input channels 0 – 7  |  |  |  |
| CS        | CS 12                  |     | Chip select. A low level signal on $\overline{\text{CS}}$ enables the TLV1570. A high level signal on $\overline{\text{CS}}$ disables the device and disconnects power to the TLV1570.   |  |  |  |
| DGND      | 7                      |     | Digital ground   |  |  |  |
| $DV_{DD}$ | 6                      |     | Digital supply voltage, 2.7 V to 5.5 V   |  |  |  |
| FS        | FS 8                   |     | Frame sync. The falling edge of the frame sync pulse from a DSP indicates the start of a serial data frame shifted out of the TLV1570. FS is pulled high when interfaced to a microcontroller.   |  |  |  |
| МО        | 19                     | 0   | On-chip MUX analog output  |  |  |  |
| REF       | REF 13                 |     | Reference voltage input. The voltage applied to REF defines the input span of the TLV1570. In external reference mode, a 0.1 $\mu$ F decoupling capacitor must be placed between the reference and AGND. This is not required for internal reference mode. |  |  |  |
| SCLK      | 9                      | Ι   | Serial clock input. SCLK synchronizes the serial data transfer and is also used for internal data conversion.  |  |  |  |
| SDIN      | SDIN 10 I              |     | Serial data input used to configure the internal control register.   |  |  |  |
| SDOUT     | 11                     | 0   | Serial data output. A/D conversion results are output at SDOUT.  |  |  |  |



#### detailed description

#### analog-to-digital converter

The TLV1570 ADC uses the SAR architecture described in this section. The CMOS threshold detector in the successive-approximation conversion system determines the value of each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the  $S_C$  switch and all  $S_T$  switches simultaneously. This action charges all of the capacitors to the input voltage.




Figure 1. Simplified Model of the Successive-Approximation System

In the next phase of the conversion process, all  $S_T$  and  $S_C$  switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF–) voltage (REF– is tied to AGND). In the switching sequence, ten capacitors are examined separately until all ten bits are identified and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF–. If the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half  $V_{CC}$ ), a bit 0 is placed in the output register and the 512-weight capacitor is switched to REF–. If the voltage at the summing node is less than the trip point of the threshold detector, a bit 1 is placed in the register and the 512-weight capacitor remains connected to REF+ through the remainder of the successive-approximation process. The process is repeated for the 256-weight capacitor, the 128-weight capacitor, and so forth down the line until all bits are counted.

With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to count and weigh the bits from MSB to LSB.

In the case of the TLV1570, REF- is tied to ground and REF+ is connected to the REF input.

The TLV1570 can be programmed to use the on-chip internal reference (DI6=1). The user can select between two values of internal reference, 2.3 V or 3.8 V, using the control bit DI5.

During internal reference mode, the reference voltage is not output on the REF pin. Therefore it cannot be decoupled to analog ground (AGND), which acts as the negative reference for the ADC, using an external capacitor. Hence this mode requires the ground noise to be very low. The REF pin can be left open in this mode.



# sampling frequency, fs

The TLV1570 requires 16 SCLKs for each sampling and conversion, therefore the equivalent maximum sampling frequency achievable with a given SCLK frequency is:

$$f_{S(MAX)} = (1/16)f_{SCLK}$$

SLAS169B - DECEMBER 1997- REVISED OCTOBER 2000

#### power down

The TLV1570 offers two different power-down options. With autopower-down mode enabled, (DI4=0) the ADC proceeds to power down if FS is not detected on the 17th falling SCLK edge of a cycle (a cycle starts with FS being detected on a falling edge of SCLK) in DSP mode and after 16 SCLKs in  $\mu$ C mode. The TLV1570 will recover from auto power down when FS goes high in DSP mode or when the next SCLK comes in  $\mu$ C mode. In the case of software power down, the ADC goes to the software power-down state one cycle after CR.DI15 is set to 1. Unlike autopower down which recovers in 1 SCLK, software power down takes 16 SCLKs to recover.

| DESCRIPTION   |                              | AUTOPOWER DOWN   | SOFTWARE<br>POWERDOWN<br>CS = DVDD |
|---------------|------------------------------|--|------------------------------------|
| Maximum pov   | ver down dissipation current | 300 μΑ   | 10 μΑ                              |
| Comparator    |                              | Power down   | Powerdown                          |
| Clock buffer† |                              | Power down   | Powerdown                          |
| Reference     |                              | Active   | Powerdown                          |
| Register      |                              | Not saved  | Not saved                          |
| Minimum pow   | er down time                 | 1 SCLK   | 1 μs                               |
| Minimum resu  | ıme time                     | 1 SCLK   | 800 ns                             |
| Dower down    | DSP mode                     | No FS present one SCLK after previous conversion completed | CR.DI15 set to 1                   |
| Power down    | Microprocessor mode (FS = 1) | SCLK stopped after previous conversion completed           | CR.DI15 set to 1                   |
| Dowers        | DSP mode                     | FS present   | CR.DI15 set to 1                   |
| Power up      | Microprocessor mode (FS = 1) | SCLK present   | CR.DI15 set to 1                   |

<sup>&</sup>lt;sup>†</sup>Only in DSP mode is input buffer of clock in power-down mode.

#### configuring the TLV1570

The TLV1570 is to be configured by writing the control bits to SDIN. The configuration will not take affect until the next cycle. A new configuration is needed for each conversion. Once the channel input and other options are selected, the conversion takes place in the next cycle. Conversion results are shifted out as conversion progresses (see Figure 2).




Figure 2. TLV1570 Configuration Cycle Timing



<sup>&</sup>lt;sup>‡</sup> The software power down enable/disable bit is not acted until the start of the next cycle (see section *configuring the TLV1570 for more information*.

# configuration register (CR) definition

| BIT           | DESCR  | RIPTION  | 5 V            | 3 V |
|---------------|--|--|----------------|-----|
|               | Software power down:   |  | Х              | Х   |
| DI15          | 0: Normal  |  | l <sub>x</sub> | ×   |
|               | 1: Power down enabled  |  |                |     |
| DI14          | Reads out values of the internal register, 1 – read. Or  | <u>,                                      </u>   | Х              | Х   |
|               | These two bits select the self-test voltage to be applied  | ed to the ADC input during next clock cycle:   | X              | Х   |
|               | 00: Allow AIN to come in normally  |  |                |     |
| DI13, DI12    | 01: Apply AGND to AIN  |  |                |     |
|               | 10: Apply VREF/2 to AIN  |  |                |     |
|               | : Apply VREF/2 to AIN : N/A  Dose speed application High speed (higher power consumption) Low speed (lower power consumption)  So bit enables channel auto-scan function. Autoscan disabled Autoscan enabled  - DI7 These three bits select which of the eight nnels is to be used (if DI10 = 0).  Channel 0 selected as input  Channel 1 selected as input  Channel 2 selected as input  Channel 2 selected as input  Channel 3 selected as input  Channel 3 selected as input  Channel 4 selected as input  DI9, DI8 These two bits select the channel swep sequence used by auto scan mode (if DI10 = 1)  Analog inputs CH0, CH1, CH2,, CH7 sequentially selected  Analog inputs CH1, CH3, CH5, CH7 sequentially selected  Analog inputs CH0, CH2, CH4, CH6 sequentially selected  1: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  DI7 Auto-scan reset  |  |                |     |
|               | Choose speed application   |  | Х              | Х   |
| DI11          | 0: High speed (higher power consumption)   |  |                |     |
|               | 1: Low speed (lower power consumption)   |  |                |     |
|               | This bit enables channel auto-scan function.   |  | Х              | Х   |
| DI10          |  |  |                |     |
|               | DI9 – DI7 These three bits select which of the eight channels is to be used (if DI10 = 0).   | DI9, DI8 These two bits select the channel swept sequence used by auto scan mode (if DI10 = 1)   | Х              | Х   |
|               | 000: Channel 0 selected as input   | 00: Analog inputs CH0, CH1, CH2,, CH7 sequentially selected  |                |     |
|               | 001: Channel 1 selected as input   |  |                |     |
| DI9, DI8, DI7 | 010: Channel 2 selected as input   | 10: Analog inputs CH0, CH2, CH4, CH6 sequentially selected   |                |     |
|               | 011: Channel 3 selected as input   |  |                |     |
|               | 100: Channel 4 selected as input   | DI7 Auto-scan reset  | 1              |     |
|               | 101: Channel 5 selected as input   | 0: No reset  | 1              |     |
|               | 110: Channel 6 selected as input   | 1: Reset autoscan sequence   |                |     |
|               | 11: N/A  Choose speed application  0: High speed (higher power consumption)  1: Low speed (lower power consumption)  1: Low speed (lower power consumption)  This bit enables channel auto-scan function.  0: Autoscan disabled  1: Autoscan enabled  DI9 – DI7 These three bits select which of the eight channels is to be used (if DI10 = 0).  00: Channel 0 selected as input  00: Analog inputs CH0, CH1, CH2,, CH7 sequentially selected  01: Channel 1 selected as input  01: Analog inputs CH0, CH2, CH4, CH6 sequentially selected  10: Analog inputs CH1, CH3, CH5, CH7 sequentially selected  10: Analog inputs CH0, CH2, CH4, CH6 sequentially selected  10: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  10: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  10: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  10: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  10: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  10: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  10: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  11: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  11: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  11: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  11: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  11: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  11: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  11: Analog inputs CH7, CH6, CH5,, CH0 sequentially selected  11: Analog inputs CH7, CH6, CH5,, CH7 sequentially selected  11: Analog inputs CH7, CH6, CH5,, CH7 sequentially selected  11: Analog inputs CH0, CH2, CH4, CH6 sequentially selected  11: Analog inputs CH0, CH2, CH4, CH6 sequentially selected  12: Analog inputs CH0, CH2, CH4, CH6 sequentially selected  13: Analog inputs CH0, CH2, CH4, CH6 sequentially selected  14: Analog inputs CH0, CH1, CH2,, CH7 sequentially selected  15: Analog inputs CH0, CH1, CH2, . |  |                |     |
|               | Selects Internal or external reference voltage:  |  | Х              | Х   |
| DI6           |  |  |                |     |
|               | Selects internal reference voltage value to be applied   | to the ADC during next conversion cycle.   |                |     |
| DI5           | 0: 2.3 V   |  |                | Х   |
|               | 1: 3.8 V   |  | Х              |     |
|               | Enables/disables autopower-down function:  |  | Х              | Х   |
| DI4           | 1: Enable  |  |                |     |
|               | 0: Disable   |  |                |     |
| 516           |  |  |                |     |
| DI3           |  |  | X              | X   |
| DI2           | Always write 0 (reserved bit)  |  | Х              | Х   |
| DI1           | Always write 0 (reserved bit)  Always write 0 (reserved bit)   |  | X              | X   |
| DI0           | Always write 0 (reserved bit)  Always write 0 (reserved bit)   |  | X              | X   |
| טוט           | niways write o (reserved bit)  | 1: Reset autoscan sequence  1: |                | _ ^ |



# TLV1570 2.7 V TO 5.5 V 8-CHANNEL 10-BIT 1.25-MSPS SERIAL ANALOG-TO-DIGITAL CONVERTER

SLAS169B - DECEMBER 1997- REVISED OCTOBER 2000

# initialization-software sequence

This sequence shows the default settings, unless otherwise specified. The ADC requires that the user write to it every cycle. There is a cycle delay before control bits are implemented.

# **Example 1. Normal Sample Mode With Internal Reference**

| CYCLE                      | WRITE TO<br>SDIN           | CHANNEL<br>SAMPLED | OUTPUT FROM<br>SDOUT   | COMMENT   |  |  |  |
|----------------------------|----------------------------|--------------------|--|---|--|--|--|
| 1st                        | 0040h                      | N/A                | Invalid  | No analog input channel sampled                           |  |  |  |
| 2nd                        | 2nd 01C0h N/A Invalid N    |                    |  | No analog input channel sampled                           |  |  |  |
| 3rd 0040h 3 From Channel 3 |                            |                    | From Channel 3   |   |  |  |  |
| 4th                        | 4th 8040h 0 From Channel 0 |                    | From Channel 0   | Software power down enabled                               |  |  |  |
| 5th                        | 0040h                      | N/A                | Invalid  | Software power-down mode, no analog input channel sampled |  |  |  |
| Wait 800 ns                |                            |                    | Recovery time, no analog input channel sampled (16 SCLKs if $AV_{DD} = 5 V$ and $f_{CLK} = 20 \text{ MHz}$ ) |   |  |  |  |
| 6th 0140h N/A Invalid      |                            | Invalid            | Recovery time, no analog input channel sampled   |   |  |  |  |
| 7th 0040h 2 From Channel 2 |                            |                    | From Channel 2   |   |  |  |  |

# **Example 2. Auto Scan Mode**

| CYCLE | WRITE TO<br>SDIN | CHANNEL<br>SAMPLED | OUTPUT FROM<br>SDOUT | COMMENT   |
|-------|------------------|--------------------|----------------------|---|
| 1st   | 0480h            | N/A                | Invalid              | Autoscan reset enabled, no analog input channel sampled |
| 2nd   | 0480h            | N/A                | Invalid              | No analog input channel sampled                         |
| 3rd   | 0400h            | 0                  | From Channel 0       |   |
| 4th   | 0400h            | 1                  | From Channel 1       |   |
| 5th   | 0400h            | 2                  | From Channel 2       |   |
| 6th   | 0400h            | 3                  | From Channel 3       |   |
| 7th   | 0400h            | 4                  | From Channel 4       |   |
| 8th   | 0400h            | 5                  | From Channel 5       |   |
| 9th   | 0400h            | 6                  | From Channel 6       |   |
| 10th  | 0400h            | 7                  | From Channel 7       |   |
| 11th  | 0400h            | 0                  | From Channel 0       |   |

NOTE: If software power down is enabled during auto-scan mode, the next channel in the sequence is skipped.



# initialization-software sequence (continued)

#### **Example 3. Auto-Scan Mode**

This example shows a change in sequence in the middle of the current sequence. The following shows that after the initial autoscan reset, a reset is not necessary again when switching channel sequences.

| CYCLE | WRITE TO<br>SDIN           | CHANNEL<br>SAMPLED | OUTPUT FROM<br>SDOUT | COMMENT   |  |  |
|-------|----------------------------|--------------------|----------------------|---|--|--|
| 1st   | 0480h                      | N/A                | N/A                  | No analog input channel sampled                         |  |  |
| 2nd   | 0480h                      | N/A                | N/A                  | Autoscan reset enabled, no analog input channel sampled |  |  |
| 3rd   | 3rd 0400h 0 From Channel 0 |                    | From Channel 0       | Start of sequence 0                                     |  |  |
| 4th   | 0700h                      | 1                  | From Channel 1       | Enable channel sequence 3 (no auto-scan reset required) |  |  |
| 5th   | 0700h                      | 7                  | From Channel 7       | Start of sequence 3                                     |  |  |
| 6th   | 0700h                      | 6                  | From Channel 6       |   |  |  |
| 7th   | 0700h                      | 5                  | From Channel 5       |   |  |  |
| 8th   | 0700h                      | 4                  | From Channel 4       |   |  |  |
| 9th   | 0700h                      | 3                  | From Channel 3       |   |  |  |
| 10th  | 0700h                      | 2                  | From Channel 2       |   |  |  |
| 11th  | 0700h                      | 1                  | From Channel 1       |   |  |  |
| 12th  | 0700h                      | 0                  | From Channel 0       |   |  |  |

### **Example 4. Auto-Scan Mode**


This example shows a switch in sequence in the course of a sequence. The following shows that a particular sequence does not have to be continued if remaining channels do not need to be sampled (i.e., only channel 1 through channel 5 sampled, not channels 6, 7, 8)

| CYCLE | WRITE TO<br>SDIN | CHANNEL<br>SAMPLED | OUTPUT FROM<br>SDOUT | COMMENT   |
|-------|------------------|--------------------|----------------------|---|
| 1st   | 0480h            | N/A                | N/A                  | No analog input channel sampled                         |
| 2nd   | 0480h            | N/A                | N/A                  | Autoscan reset enabled, no analog input channel sampled |
| 3rd   | 0400h            | 0                  | From Channel 0       |   |
| 4th   | 0400h            | 1                  | From Channel 1       |   |
| 5th   | 0400h            | 2                  | From Channel 2       |   |
| 6th   | 0400h            | 3                  | From Channel 3       |   |
| 7th   | 0400h            | 4                  | From Channel 4       |   |
| 8th   | 0480h            | 5                  | From Channel 5       | Autoscan reset enabled                                  |
| 9th   | 0400h            | 0                  | From Channel 0       | Sequence is reset to channel 0                          |
| 10th  | 0400h            | 1                  | From Channel 1       |   |
| 11th  | 0400h            | 2                  | From Channel 2       |   |

The TLV1570 is a 800-ns 10-bit 8-analog input channel analog-to-digital converter with a throughput of up to 1.25 MSPS at 5 V and up to 625 KSPS at 3 V respectively. To run at its fastest conversion rate, it must be clocked at 20 MHz at 5-V or 10 MHz at 3-V. The TLV1570 can be easily interfaced to microcontrollers, ASICs, DSPs, or shift registers. The TLV1570 serial interface is designed to be fully compatible with serial peripheral interface (SPI) and TMS320 DSP serial ports. No additional hardware is required to interface between the TLV1570 and a microcontroller ( $\mu$ Cs) with a SPI serial port or a TMS320 DSP. However, the speed is limited by the SCLK rate of the  $\mu$ C or the DSP.

### initialization-software sequence (continued)

The TLV1570 interfaces to a DSP over five lines:  $\overline{CS}$ , SCLK, SDOUT, SDIN, and FS, and interfaces to a  $\mu$ C over four lines:  $\overline{CS}$ , SCLK, SDOUT, and SDIN. The FS input should be pulled high in  $\mu$ C mode. The device is in 3-state and power-down mode when  $\overline{CS}$  is high. After  $\overline{CS}$  falls, the TLV1570 checks the FS input at the  $\overline{CS}$  falling edge to determine the operation mode. If FS is low, DSP mode is set, otherwise  $\mu$ C mode is set.






Figure 3. DSP to TLV1570 Interface

Figure 4. μC to TLV1570 Interface

# grounding and decoupling considerations

General practices should apply to the PCB design to limit high frequency transients and noise that are fed back into the supply and reference lines (see Figure 5). This requires that the supply and reference pins be sufficiently bypassed. In most cases 0.1  $\mu$ F ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Since their effectiveness depends largely on the proximity to the individual supply pin. They should be placed as close to the supply pins as possible.

To reduce high frequency and noise coupling, it is highly recommended that digital and analog ground be shorted immediately outside the package. This can be accomplished by running a low impedance line between DGND and AGND, under the package.




Figure 5. Placement of Decoupling Capacitors

#### power supply ground layout

Printed-circuit boards that use separate analog and digital ground planes offer the best system performance. Wire-wrap boards do not perform well and should not be used. The two ground planes should be connected together at the low-impedance power-supply source. The best ground connection may be achieved by connecting the ADC AGND terminal to the system analog ground plane making sure that analog ground currents are well managed.



### simplified analog input analysis

Using the equivalent circuit in Figure 6, the time required to charge the analog input capacitance from 0 to  $V_S$  within 1/2 LSB,  $t_{ch}(1/2 \ LSB)$ , can be derived as follows:

The capacitance charging voltage is given by:

$$V_{C(t)} = V_{S} \left( 1 - e^{-t} ch^{/R_t C_i} \right)$$

Where:

$$R_t = R_s + R_i \tag{1}$$

$$R_i = R_{i(ADC)} + R_{i(MUX)}$$

t<sub>ch</sub> = Charge time

The input impedance  $R_i$  is 718  $\Omega$  at 5 V, and is higher (~1.25 k $\Omega$ ) at 2.7 V. The final voltage to 1/2 LSB is given by:

$$V_{\rm C} (1/2 \text{ LSB}) = V_{\rm S} - (V_{\rm S}/2048)$$
 (2)

Equating equation 1 to equation 2 and solving for cycle time t<sub>c</sub> gives:

$$V_{S} - (V_{S}/2048) = V_{S}(1 - e^{-t}ch^{/R}t^{C}i)$$

and time to change to 1/2 LSB (minimum sampling time) is:

$$t_{ch}$$
 (1/2 LSB) =  $R_t \times C_i \times ln(2048)$ 

Where:

$$ln(2048) = 7.625$$

Therefore, with the values given, the time for the analog input signal to settle is:


$$t_{ch} (1/2 LSB) = (R_S + 718 \Omega) \times 15 pF \times ln(2048)$$
 (4)

This time must be less than the converter sample time shown in the timing diagrams. Which is 6x SCLK.

$$t_{ch} (1/2 LSB) \le 6x 1/f_{(SCLK)}$$
 (5)

Therefore the maximum SCLK frequency is:

$$Max(f_{(SCLK)}) = 6/t_{ch} (1/2 LSB) = 6/(In(2048) \times R_t \times C_i)$$
 (6)



† Driving source requirements:

- Noise and distortion for the source must be equivalent to the resolution of the converter.
- R<sub>S</sub> must be real at the input frequency.

Figure 6. Equivalent Input Circuit Including the Driving Source



(3)

# TLV1570 2.7 V TO 5.5 V 8-CHANNEL 10-BIT 1.25-MSPS SERIAL ANALOG-TO-DIGITAL CONVERTER

SLAS169B - DECEMBER 1997- REVISED OCTOBER 2000

# definitions of specifications and terminology

# integral nonlinearity (INL)

Integral nonlinearity refers to the deviation of each individual code from a line drawn from zero through full scale. The point used as zero occurs 1/2 LSB before the first code transition. The full scale point is defined as level 1/2 LSB beyond the last code transition. The deviation is measured from the center of each particular code to the true straight line between these two points.

#### differential nonlinearity (DNL)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. A differential nonlinearity error of less than  $\pm 1$  LSB ensures no missing codes.

#### zero offset

The major carry transition should occur when the analog input is at zero volts. Zero error is defined as the deviation of the actual transition from that point.

#### gain error

The first code transition should occur at an analog value 1/2 LSB above negative full scale. The last transition should occur at an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

#### signal-to-noise ratio + distortion (SINAD)

SINAD is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

#### effective number of bits (ENOB)

For a sine wave, SINAD can be expressed in terms of the number of bits. Using the following formula,

$$N = (SINAD - 1.76)/6.02$$

It is possible to get a measure of performance expressed as N, the effective number of bits. Thus, effective number of bits for a device for sine wave inputs at a given input frequency can be calculated directly from its measured SINAD.

#### total harmonic distortion (THD)

Total harmonic distortion is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

#### spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference in dB between the rms amplitude of the input signal and the peak spurious signal.



# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

| Supply voltage range, AGND to AVDD, DGND to DVDD                |                                  |
|---|----------------------------------|
| Analog input voltage range                                      | 0.3 V to AV <sub>DD</sub> +0.3 V |
| Reference input voltage   | AV <sub>DD</sub> +0.3 V          |
| Digital input voltage range                                     | 0.3 V to DV <sub>DD</sub> +0.3 V |
| Operating virtual junction temperature range, T <sub>J</sub>    | –40°C to 150°C                   |
| Operating free-air temperature range, T <sub>A</sub> : TLV1570C | 0°C to 70°C                      |
| TLV1570I  | –40°C to 85°C                    |
| Storage temperature range, T <sub>stg</sub>                     |                                  |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 secon      | nds 260°C                        |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

#### power supplies

|   | MIN | TYP N | MAX | UNIT |
|---|-----|-------|-----|------|
| Analog supply voltage, AV <sub>DD</sub> (see Note 1)  | 2.7 |       | 5.5 | V    |
| Digital supply voltage, DV <sub>DD</sub> (see Note 1) | 2.7 |       | 5.5 | V    |

NOTE 1: Abs  $(AV_{DD} - DV_{DD}) < 0.5 V$ 

### analog inputs

|                              |                                   | MIN                  | TYP MAX   | UNIT |  |
|------------------------------|-----------------------------------|----------------------|-----------|------|--|
| Analog input voltage, AIN    |                                   | AGND                 | VREF      | V    |  |
| Peterones input voltage PEE  | DV <sub>DD</sub> = 3.3 V to 2.7 V | 55% AV <sub>DD</sub> | $AV_{DD}$ | \/   |  |
| Reference input voltage, REF | DV <sub>DD</sub> = 5.5 V to 4.5 V | 60% AV <sub>DD</sub> | $AV_{DD}$ | '    |  |

#### digital inputs

|   |                                   | MIN | TYP | MAX | UNIT   |  |
|---|-----------------------------------|-----|-----|-----|--------|--|
| High-level input voltage, VIH                           | DV <sub>DD</sub> = 2.7 V to 5.5 V | 2.1 |     |     | V      |  |
| Low-level input voltage, V <sub>IL</sub>                | DV <sub>DD</sub> = 2.7 V to 5.5 V |     |     | 0.8 | V      |  |
| Input SCLK frequency                                    | DV <sub>DD</sub> = 5.5 V to 4.5 V |     |     | 20  | MHz    |  |
| Imput SOLK frequency                                    | DV <sub>DD</sub> = 3.6 V to 2.7 V | 1   |     | 10  | IVIIIZ |  |
| SCLK pulse duration, clock high, t <sub>w</sub> (SCLKH) | DV <sub>DD</sub> = 5.5 V to 4.5 V | 23  |     |     |        |  |
| SCER pulse duration, clock high, tw(SCERH)              | DV <sub>DD</sub> = 3.6 V to 2.7 V | 46  |     |     | ns     |  |
| CCL K mula a dispetiera alcale lassi to a consti        | DV <sub>DD</sub> = 5.5 V to 4.5 V | 23  |     |     |        |  |
| SCLK pulse duration, clock low, $t_{W}(SCLKL)$          | DV <sub>DD</sub> = 3.6 V to 2.7 V | 46  |     |     | ns     |  |

# electrical characteristics, over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

# digital specifications (SDOUT at 25 pF)

|                  | PARAMETER                | TEST CONDITIONS               | MIN | TYP | MAX | UNIT |  |  |  |  |  |  |
|------------------|--------------------------|-------------------------------|-----|-----|-----|------|--|--|--|--|--|--|
| Logic            | inputs                   |                               |     |     |     |      |  |  |  |  |  |  |
| lн               | High-level input current | $DV_{DD} = 5 V$ , $V_I = 5 V$ |     |     | 1   | μΑ   |  |  |  |  |  |  |
| I <sub>I</sub> L | Low-level input current  | $DV_{DD} = 5 V$ , $V_I = 0 V$ |     |     | -1  | μΑ   |  |  |  |  |  |  |
| Cl               | Input capacitance        | Control inputs                |     | 5   | 15  | pF   |  |  |  |  |  |  |
| Logic            | Logic outputs            |                               |     |     |     |      |  |  |  |  |  |  |



# **TLV1570** 2.7 V TO 5.5 V 8-CHANNEL 10-BIT 1.25-MSPS SERIAL ANALOG-TO-DIGITAL CONVERTER SLAS169B – DECEMBER 1997– REVISED OCTOBER 2000

| Vон              | High-level output voltage           | $I_{OH} = 50 \mu A - 0.5 \text{ mA}$      | DV <sub>DD</sub> -0.4 | V  |
|------------------|-------------------------------------|---|-----------------------|----|
| VOL              | Low-level output voltage            | $I_{OL} = 50 \mu\text{A} - 0.5 \text{mA}$ | 0.4                   | V  |
| lozh             | High-impedance-state output current |   | 1                     | μΑ |
| l <sub>OZL</sub> | Low-impedance-state output current  |   | -1                    | μΑ |
| CO               | Output capacitance                  |   | 5                     | pF |

electrical characteristics, over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted) (continued)

# dc specifications

|                     | PARAMETER                 |            |   | TEST CONDITI               | IONS                                    | MIN  | TYP   | MAX   | UNIT   |
|---------------------|---------------------------|------------|---|----------------------------|---|------|-------|-------|--------|
|                     | Resolution                |            |   |                            |   |      | 10    |       | Bits   |
| Accuracy            |                           |            |   |                            |   |      |       |       |        |
|                     | Integral nonlinearity, IN | ۸L         | Best fit  |                            |   |      | ±0.6  | ±1    | LSB    |
|                     | Differential nonlinearity | y, DNL     |   |                            |   |      | ±0.65 | ±1    | LSB    |
| EO                  | Offset error              |            |   |                            |   |      | ±0.1  | ±0.15 | %FSR   |
| EG                  | Gain error                |            |   |                            |   |      | ±0.1  | ±0.2  | %FSR   |
| Analog inpu         | ıt                        |            |   |                            |   |      |       |       | _      |
| Ci                  | Input capacitance         |            |   |                            |   |      | 15    | 20    | pF     |
| l <sub>lkg</sub>    | Input leakage current     |            | $V_{AIN} = 0 V \text{ to } A$                   | N <sub>DD</sub>            |   |      |       | ±1    | μΑ     |
|                     | Lamort MILIV ON manifesta |            | $DV_{DD} = 3 V$ ,                               | $AV_{DD} = 3 V$            |   |      | 265   | 780   | Ω      |
| R <sub>i(MUX)</sub> | Input MUX ON resistar     | nce        | $DV_{DD} = 5 V$ ,                               | $AV_{DD} = 5 V$            |   | 235  | 450   | Ω     |        |
| S AND S             |                           |            | $DV_{DD} = 3 \text{ V},  AV_{DD} = 3 \text{ V}$ |                            |   |      | 158   | 465   | Ω      |
| R <sub>i(ADC)</sub> | Input MUX ON resistar     | nce        | $DV_{DD} = 5 V$ ,                               | AV <sub>DD</sub> = 5 V     |   |      | 140   | 268   | Ω      |
| Voltage refe        | rence                     |            | •   |                            |   |      |       |       |        |
| REF                 | latamal reference coult   |            | Internal referen                                | ce mode, V <sub>DD</sub> = | 3 V                                     | 2.08 | 2.26  | 2.48  | V      |
| KEF                 | Internal reference volta  | age        | Internal referen                                | ce mode, V <sub>DD</sub> = | 5 V                                     | 3.48 | 3.82  | 4.15  | V      |
|                     | Temperature coefficier    | nt         |   |                            |   |      | 100   |       | ppm/°C |
| rį                  | Input resistance          |            | External referer                                | 3                          |   |      | kΩ    |       |        |
| C <sub>i(VR)</sub>  | Input capacitance         |            | External reference mode                         |                            |   |      | 300   |       | pF     |
| Power supp          | ly                        |            | _   |                            |   |      |       |       | -      |
|                     | 0                         | 1          | $AV_{DD} = 2.7 \text{ V},$                      | $DV_{DD} = 2.7 V,$         | f <sub>SCLK</sub> = 10 MHz <sup>†</sup> |      | 3     | 5     | mA     |
| IDD + IREF          | Operating supply curre    | ent        | $AV_{DD} = 5.5 V,$                              |                            | f <sub>SCLK</sub> = 20 MHz <sup>‡</sup> |      | 7.2   | 8.5   | mA     |
| D-                  | Dower discinction         |            | $AV_{DD} = 2.7 V,$                              | DV <sub>DD</sub> = 2.7 V   |   |      | 8     | 13    | mW     |
| PD                  | Power dissipation         |            | $AV_{DD} = 5.5 V,$                              | DV <sub>DD</sub> = 5.5 V   |   |      | 40    | 47    | mW     |
|                     |                           |            |   | T                          | CS = AV <sub>DD</sub>                   |      | 3     | 10    |        |
|                     |                           | <b>.</b> . | l   | AVDD = 2.7 V               | CS = AGND                               |      | 500   |       | μΑ     |
|                     | Supply current in         | Software   |   |                            | CS = AV <sub>DD</sub>                   |      | 3     | 10    |        |
|                     | power down                |            |   | AVDD = 5.5 V               | CS = AGND                               |      | 2000  |       | μΑ     |
|                     |                           |            | AVDD = 2.                                       |                            | •                                       |      | 175   | 275   | μΑ     |
|                     |                           | Auto       | IDD + IREF                                      |                            | 200                                     | 300  | μΑ    |       |        |



<sup>†</sup> I<sub>REF</sub> = 0.7 mA typ. ‡ I<sub>REF</sub> = 1.5 mA typ.

# TLV1570 2.7 V TO 5.5 V 8-CHANNEL 10-BIT 1.25-MSPS SERIAL ANALOG-TO-DIGITAL CONVERTER

SLAS169B - DECEMBER 1997- REVISED OCTOBER 2000

electrical characteristics, over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted) (continued)

# ac specifications

|        | PARAMETER                          |                           | TEST CONDITION  | ONS                | MIN | TYP | MAX         | UNIT |
|--------|------------------------------------|---------------------------|---|--------------------|-----|-----|-------------|------|
|        |                                    |                           | f <sub>S</sub> = 1.25 MSPS,   | External reference | 58  | 61  |             |      |
|        |                                    | $f_i = 100 \text{ kHz},$  | $AV_{DD} = 5 V$   | Internal reference | 53  | 56  |             |      |
|        |                                    | 70% of FS                 | f <sub>S</sub> = 625 KSPS,  | External reference | 56  | 61  |             |      |
| CND    | Circulta raisa ratio               |                           | $AV_{DD} = 3 V$   | Internal reference | 53  | 55  |             | 40   |
| SNR    | Signal-to-noise ratio              |                           | f <sub>S</sub> = 1.25 MSPS,   | External reference |     | 61  |             | dB   |
|        |                                    | $f_i = 50 \text{ kHz},$   | $AV_{DD} = 5 V$   | Internal reference |     | 56  |             |      |
|        |                                    | 90% of FS                 | f <sub>S</sub> = 625 KSPS,  | External reference |     | 61  |             |      |
|        |                                    |                           | $AV_{DD} = 3 V$   | Internal reference |     | 55  |             |      |
|        |                                    |                           | f <sub>S</sub> = 1.25 MSPS,   | External reference | 55  | 58  |             |      |
|        |                                    | $f_i = 100 \text{ kHz},$  | $AV_{DD} = 5 V$   | Internal reference | 53  | 55  |             |      |
|        |                                    | 70% of FS                 | f <sub>S</sub> = 625 KSPS,  | External reference | 53  | 58  |             |      |
| 011145 | 0                                  |                           | $AV_{DD} = 3 V$   | Internal reference | 52  | 54  |             |      |
| SINAD  | Signal-to-noise ratio + distortion |                           | f <sub>S</sub> = 1.25 MSPS,   | External reference |     | 59  |             | dB   |
|        |                                    | f <sub>i</sub> = 50 kHz,  | $AV_{DD} = 5 V$   | Internal reference |     | 55  |             |      |
|        |                                    | 90% of FS                 | f <sub>S</sub> = 625 KSPS,  | External reference |     | 60  |             |      |
|        |                                    |                           | $AV_{DD} = 3 V$   | Internal reference |     | 55  |             |      |
|        |                                    |                           | f <sub>S</sub> = 1.25 MSPS,   | External reference |     | -60 | -55         |      |
|        |                                    | $f_i = 100 \text{ kHz},$  | $AV_{DD} = 5 V$   | Internal reference |     | -70 | -58         |      |
|        |                                    | 70% of FS                 | f <sub>S</sub> = 625 KSPS,  | External reference |     | -60 | -55         |      |
|        | Total harmonic distortion          |                           | $AV_{DD} = 3 V$   | Internal reference |     | -66 | -58         |      |
| THD    |                                    |                           | $f_S = 1.25 \text{ MSPS},$<br>$AV_{DD} = 5 \text{ V}$<br>$f_S = 625 \text{ KSPS},$<br>$AV_{DD} = 3 \text{ V}$ | External reference |     | -64 |             | dB   |
|        |                                    | f <sub>i</sub> = 50 kHz   |   | Internal reference |     | -72 |             |      |
|        |                                    | 90% of FS                 |   | External reference |     | -63 |             |      |
|        |                                    |                           |   | Internal reference |     | -68 |             |      |
|        |                                    |                           | f <sub>S</sub> = 1.25 MSPS,   | External reference |     | -63 | -57         |      |
|        |                                    | $f_i = 100 \text{ kHz},$  | $AV_{DD} = 5 V$   | Internal reference |     | -73 | -59         |      |
|        |                                    | 70% of FS                 | f <sub>S</sub> = 625 KSPS,  | External reference |     | -61 | <b>–</b> 57 |      |
| ٥٥٥٥   | Occurious for a horastic manner    |                           | $AV_{DD} = 3 V$   | Internal reference |     | -68 | -60         | -10  |
| SFDR   | Spurious-free dynamic range        |                           | f <sub>S</sub> = 1.25 MSPS,   | External reference |     | -66 |             | dB   |
|        |                                    | $f_i = 50 \text{ kHz},$   | $AV_{DD} = 5 V$   | Internal reference |     | -75 |             |      |
|        |                                    | 90% of FS                 | f <sub>S</sub> = 625 KSPS,  | External reference |     | -65 |             |      |
|        |                                    |                           | $AV_{DD} = 3 V$   | Internal reference |     | -70 |             |      |
|        |                                    |                           | f <sub>S</sub> = 1.25 MSPS,   | External reference | 8.8 | 9.3 |             |      |
|        |                                    | f <sub>i</sub> = 100 kHz, | $AV_{DD} = 5 V$   | Internal reference | 8.6 | 8.9 |             |      |
|        |                                    | 70% of FS                 | f <sub>S</sub> = 625 KSPS,  | External reference | 8.6 | 9.3 |             |      |
| ENOD   | Effective and have at his          |                           | $AV_{DD} = 3 V$   | Internal reference | 8.4 | 8.8 |             |      |
| ENOB   | Effective number of bits           |                           | f <sub>S</sub> = 1.25 MSPS,   | External reference |     | 9.5 |             | dB   |
|        |                                    | f <sub>i</sub> = 50 kHz,  | $AV_{DD} = 5 V$   | Internal reference |     | 8.9 |             |      |
|        |                                    |                           | f <sub>S</sub> = 625 KSPS,  | External reference |     | 9.5 |             |      |
|        |                                    |                           | $AV_{DD} = 3 V$   | Internal reference |     | 8.9 |             |      |



# ac specifications (continued)

|                | PARAMETER                    | TEST CONDITIONS                  | MIN    | TYP | MAX   | UNIT   |
|----------------|------------------------------|----------------------------------|--------|-----|-------|--------|
| Analog         | g Input                      |                                  |        |     |       |        |
|                | Channel-to-channel crosstalk |                                  |        | -75 |       | dB     |
| DW             | Full-power bandwidth         | -1 dB full-scale input sine wave | 12     | 15  |       | MHz    |
| BW             |                              | -3 dB full-scale input sine wave |        | 25  |       | MHz    |
| BW             | Small-signal bandwidth       | -1 dB                            | 15     | 20  |       | MHz    |
| BW             | Small-signal bandwidth       | –3 dB                            |        | 35  |       | MHz    |
| ,              | Sampling rate                | $AV_{DD} = 5 V$ 0.0625           |        |     | 1.25  | MSPS   |
| t <sub>S</sub> |                              | $AV_{DD} = 3 V$                  | 0.0625 |     | 0.625 | IVISPS |

# timing requirements†

|                       | PARAMETER  | TEST CONDITIONS                             | MIN | TYP | MAX | UNIT           |
|-----------------------|--|---|-----|-----|-----|----------------|
| t (00) (0             | SCLK cycle time  | DV <sub>DD</sub> = 5.5 V to 4.5 V           | 50  |     |     | ns             |
| t <sub>c</sub> (SCLK) | SOLK Cycle time  | $DV_{DD} = 3.6 \text{ V to } 2.7 \text{ V}$ | 100 |     |     |                |
| t <sub>w(1)</sub>     | Pulse duration, chip select  |   | 100 |     |     | ns             |
| t(s)                  | Sampling period  |   |     | 6   |     | SLCK<br>cycles |
| t(conv)               | Conversion period  |   |     | 10  |     | SLCK<br>cycles |
| t <sub>su(1)</sub>    | Setup time, FS to SCLK falling edge in DSP mode                              |   | 5   |     |     | ns             |
| <sup>t</sup> h(1)     | Hold time, FS to SCLK falling edge in DSP mode                               |   | 2   |     |     | ns             |
| t <sub>su(2)</sub>    | Setup time, FS to CS falling edge in DSP mode                                |   | 5.5 |     |     | ns             |
| <sup>t</sup> h(2)     | Hold time, FS to CS falling edge in DSP mode                                 |   | 9   |     |     | ns             |
| <sup>t</sup> d(1)     | Delay time, FS falling edge to next SCLK falling edge in DSP mode            |   | 6   |     |     | ns             |
| t <sub>d(2)</sub>     | Delay time, SCLK rising edge after CS falling edge in μC mode                |   | 4   |     |     | ns             |
| <sup>t</sup> d(3)     | Delay time, output after SCLK rising edge in $\mu\text{C}$ mode and DSP mode |   |     | 10  | 20  | ns             |
| t <sub>su(3)</sub>    | Setup time, serial input data to SCLK falling edge                           |   | 10  |     |     | ns             |
| <sup>t</sup> h(3)     | Hold time, serial input data to SCLK falling edge                            |   | 4   |     |     | ns             |
| t <sub>r</sub>        | Rise time  |   | 3   |     | 200 | ns             |

<sup>†</sup> Specifications subject to change without notice.

# PARAMETER MEASUREMENT INFORMATION




Figure 7. DSP Mode Timing Diagrams




Figure 8. μC Mode Timing Diagrams



Figure 12

#### TYPICAL CHARACTERISTICS

#### **ANALOG MUX INPUT RESISTANCE TOTAL SUPPLY CURRENT** FREE-AIR TEMPERATURE FREE-AIR TEMPERATURE 350 $AV_{DD} = 5.5 V$ 300 $AV_{DD} = 2.7 \text{ V}, AIN = 2 \text{ V}$ Analog Mux Input Resistance ICC Total Supply Current - mA 250 $AV_{DD} = 5.5 \text{ V}, AIN = 3.8 \text{ V}$ 200 $AV_{DD} = 2.7 V$ 150 100 50 0 -45 25 90 25 -45 90 T<sub>A</sub> - Free-Air Temperature - °C T<sub>A</sub> - Free-Air Temperature - °C Figure 10 Figure 9 **SUPPLY CURRENT GAIN** vs **CLOCK FREQUENCY (SCLK) INPUT FREQUENCY** 8 7 $V_{DD} = 5.5 V$ 0 ICC - Supply Current - mA 6 $V_{DD}$ = 5 V, AIN = 90% of FS REF = 5 V, $T_A$ = 25°C 5 Gain - dB 4 $V_{DD} = 2.7 \text{ V}$ 3 -3 2 1 0 -5 7.5 10 12.5 15.4 18 0 2.5 6.2 100 f - Clock Frequency - MHz f - Input Frequency - MHz



Figure 11

#### **TYPICAL CHARACTERISTICS**

#### **DIFFERENTIAL NONLINEARITY ERROR**

#### **DIGITAL OUTPUT CODE** DNL - Differential Nonlinearity - LSB $V_{CC}$ = 2.7 V, Internal REF = 2.3 V, 0.8 SCLK = 10 MHz, 0.6 $T_A = 25^{\circ}C$ 0.4 0.2 -0.2 -0.4 -0.6 -0.8 511 0 1023 Samples

Figure 13

#### INTEGRAL NONLINEARITY ERROR




Figure 14



#### **TYPICAL CHARACTERISTICS**

#### **DIFFERENTIAL NONLINEARITY ERROR**

### **DIGITAL OUTPUT CODE** DNL - Differential Nonlinearity - LSB $V_{CC} = 2.7 \text{ V, External REF} = 2.7 \text{ V,}$ 0.8 SCLK = 10 MHz, 0.6 0.4 0.2 -0.2-0.4 -0.6-0.8 511 0 1023 Samples

Figure 15

#### INTEGRAL NONLINEARITY ERROR

# DIGITAL OUTPUT CODE




Figure 16

#### **TYPICAL CHARACTERISTICS**

#### **DIFFERENTIAL NONLINEARITY ERROR**

#### **DIGITAL OUTPUT CODE** DNL - Differential Nonlinearity - LSB V<sub>CC</sub> = 5.5 V, Internal REF = 3.8 V, 0.8 SCLK = 20 MHz, 0.6 T<sub>A</sub> = 25°C 0.4 0.2 0 -0.2 -0.4 -0.6 -0.80 511 1023 Samples

Figure 17

#### INTEGRAL NONLINEARITY ERROR

DIGITAL OUTPUT CODE




Figure 18



#### **TYPICAL CHARACTERISTICS**

#### **DIFFERENTIAL NONLINEARITY ERROR**




Figure 19

# INTEGRAL NONLINEARITY ERROR

**DIGITAL OUTPUT CODE** INL - Integral Nonlinearity - LSB  $V_{CC}$  = 5.5 V, External REF = 5.5 V, SCLK = 20 MHz, 0.8 0.6 T<sub>A</sub> = 25°C 0.4 0.2 -0.2 -0.4-0.6 -0.8 511 0 1023 Samples

Figure 20



#### **TYPICAL CHARACTERISTICS**

#### **DIFFERENTIAL NONLINEARITY ERROR**




Figure 21

#### INTEGRAL NONLINEARITY ERROR

# DIGITAL OUTPUT CODE






Figure 22




#### **TYPICAL CHARACTERISTICS**

# **EFFECTIVE NUMBER OF BITS INPUT FREQUENCY** 12 $AV_{DD} = DV_{DD} = 3 V$ External REF = 3 V ENOB - Effective Number of Bits - BITS 10 8 6 2 0 0 50 100 150 200 250 300 f - Input Frequency - kHz Figure 23







#### TYPICAL CHARACTERISTICS

# **FAST FOURIER TRANSFORM**

vs FREQUENCY




Figure 27

#### **FAST FOURIER TRANSFORM**

vs FREQUENCY




Figure 28



# **TYPICAL CHARACTERISTICS**

### FAST FOURIER TRANSFORM vs FREQUENCY




Figure 29

#### **FAST FOURIER TRANSFORM**

vs FREQUENCY




Figure 30

# **TYPICAL CHARACTERISTICS**




Figure 31. Typical Timing Diagram for DSP Application



# **TYPICAL CHARACTERISTICS**




Figure 32. Typical Timing Diagram for  $\mu$ C Application



13-Aug-2021 www.ti.com

#### PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan     | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| TLV1570CDW       | ACTIVE     | SOIC         | DW                 | 20   | 25             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | TLV1570C                | Samples |
| TLV1570CDWR      | ACTIVE     | SOIC         | DW                 | 20   | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | TLV1570C                | Samples |
| TLV1570CPW       | ACTIVE     | TSSOP        | PW                 | 20   | 70             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | TV1570                  | Samples |
| TLV1570CPWG4     | ACTIVE     | TSSOP        | PW                 | 20   | 70             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | TV1570                  | Samples |
| TLV1570CPWR      | ACTIVE     | TSSOP        | PW                 | 20   | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | TV1570                  | Samples |
| TLV1570CPWRG4    | ACTIVE     | TSSOP        | PW                 | 20   | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | 0 to 70      | TV1570                  | Samples |
| TLV1570IDW       | ACTIVE     | SOIC         | DW                 | 20   | 25             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | TLV1570I                | Samples |
| TLV1570IPW       | ACTIVE     | TSSOP        | PW                 | 20   | 70             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | TY1570                  | Samples |
| TLV1570IPWG4     | ACTIVE     | TSSOP        | PW                 | 20   | 70             | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | TY1570                  | Samples |
| TLV1570IPWR      | ACTIVE     | TSSOP        | PW                 | 20   | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | TY1570                  | Samples |
| TLV1570IPWRG4    | ACTIVE     | TSSOP        | PW                 | 20   | 2000           | RoHS & Green | NIPDAU                        | Level-1-260C-UNLIM | -40 to 85    | TY1570                  | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

www.ti.com 13-Aug-2021

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 5-Jan-2022

# TAPE AND REEL INFORMATION





|   |    | Dimension designed to accommodate the component width     |
|---|----|---|
|   |    | Dimension designed to accommodate the component length    |
|   | K0 | Dimension designed to accommodate the component thickness |
|   | W  | Overall width of the carrier tape                         |
| 1 | P1 | Pitch between successive cavity centers                   |

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| All difficultions are nominal |                 |                    |    |      |                          |                          |            |            |            |            |           |                  |
|-------------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                        | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| TLV1570CDWR                   | SOIC            | DW                 | 20 | 2000 | 330.0                    | 24.4                     | 10.8       | 13.3       | 2.7        | 12.0       | 24.0      | Q1               |
| TLV1570CPWR                   | TSSOP           | PW                 | 20 | 2000 | 330.0                    | 16.4                     | 6.95       | 7.1        | 1.6        | 8.0        | 16.0      | Q1               |
| TLV1570IPWR                   | TSSOP           | PW                 | 20 | 2000 | 330.0                    | 16.4                     | 6.95       | 7.1        | 1.6        | 8.0        | 16.0      | Q1               |

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Jan-2022



\*All dimensions are nominal

| Device      | Package Type Package Drawii |    | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------|-----------------------------|----|------|------|-------------|------------|-------------|
| TLV1570CDWR | SOIC                        | DW | 20   | 2000 | 350.0       | 350.0      | 43.0        |
| TLV1570CPWR | TSSOP                       | PW | 20   | 2000 | 350.0       | 350.0      | 43.0        |
| TLV1570IPWR | TSSOP                       | PW | 20   | 2000 | 350.0       | 350.0      | 43.0        |

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

# **TUBE**



#### \*All dimensions are nominal

| Device       | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|--------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TLV1570CDW   | DW           | SOIC         | 20   | 25  | 506.98 | 12.7   | 4826   | 6.6    |
| TLV1570CPW   | PW           | TSSOP        | 20   | 70  | 530    | 10.2   | 3600   | 3.5    |
| TLV1570CPWG4 | PW           | TSSOP        | 20   | 70  | 530    | 10.2   | 3600   | 3.5    |
| TLV1570IDW   | DW           | SOIC         | 20   | 25  | 506.98 | 12.7   | 4826   | 6.6    |
| TLV1570IPW   | PW           | TSSOP        | 20   | 70  | 530    | 10.2   | 3600   | 3.5    |
| TLV1570IPWG4 | PW           | TSSOP        | 20   | 70  | 530    | 10.2   | 3600   | 3.5    |

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated