

Sample &

Buy





SBVS146D - AUGUST 2010 - REVISED DECEMBER 2015

Support &

Community

.....

TLC5971 12-Channel, 16-Bit, Enhanced Spectrum, PWM, RGB, LED Driver With 3.3-V **Linear Regulator**

Technical

Documents

Features 1

- 12 Constant-Current Sink Output Channels
- Current Capability: 60 mA Per Channel
- Grayscale (GS) Control With Enhanced Spectrum PWM:
 - 16-Bit (65536 Steps)
- Global Brightness Control (BC): 7-Bit (128 Steps) for Each Color Group
- Power-Supply Voltage Range:
 - Internal Linear Regulator: 6 V to 17 V
 - Direct Power Supply: 3 V to 5.5 V
- LED Supply Voltage: Up to 17 V
- **Constant-Current Accuracy:**
 - Channel-to-Channel = $\pm 1\%$ (Typical)
 - Device-to-Device = $\pm 1\%$ (Typical)
- Data Transfer Rate: 20 MHz
- Linear Voltage Regulator: 3.3 V
- Auto Display Repeat Function
- **Display Timing Reset Function**
- Internal and External Selectable GS Clock
- Thermal Shutdown (TSD) With Auto Restart
- Unlimited Device Cascading
- Operating Temperature Range: -40°C to +85°C

2 Applications

Tools &

Software

RGB LED Cluster Lamp Displays


3 Description

The TLC5971 device is a 12-channel, constantcurrent sink driver. Each output channel has individually adjustable currents with 65536 PWM grayscale (GS) steps. Also, each color group can be controlled by 128 constant-current sink steps with the global brightness control (BC) function. GS control and BC are accessible through a two-wire signal interface. The maximum current value for each channel is set by a single external resistor. All constant-current outputs are turned off when the IC is in an overtemperature condition.

Device	Information ⁽¹⁾
--------	----------------------------

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TL 05071	HTSSOP (20)	6.50 mm × 4.40 mm	
TLC5971	VQFN (24)	4.00 mm × 4.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Circuit Example (Internal Linear Regulator Using $V_{CC} = 6 V$ to 17 V)

(1) The output voltage range is from 0 V to 3.3 V.

NOTE: The number of LEDs in series changes, depending on the VCC voltage.



Footuroo

Table of Contents

	геа	
2	Арр	lications1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 5
	6.6	Switching Characteristics 7
	6.7	Dissipation Ratings 8
	6.8	Typical Characteristics 11
7	Para	ametric Measurement Information 13
	7.1	Test Circuits 13
	7.2	Pin Equivalent Input and Output Schematics 13
8	Deta	ailed Description 14
	8.1	Overview 14

	8.2	Functional Block Diagram	
	8.3	Feature Description	15
	8.4	Device Functional Modes	18
	8.5	Programming	19
9	App	lication and Implementation	26
		Application Information	
	9.2	Typical Application	26
		System Examples	
10		er Supply Recommendations	
11		put	
	-	Layout Guidelines	
		Layout Example	
12		ice and Documentation Support	
		Community Resources	
		Trademarks	
		Electrostatic Discharge Caution	
		Glossary	
13		hanical, Packaging, and Orderable	
		mation	33

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (September 2012) to Revision D

 Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

C	hanges from Revision B (June 2012) to Revision C	plication circuit (internal linear regulator), added footnote 1
•	Changed typical application circuit (internal linear regulator), added footnote 1	1
•	Changed typical application circuit (direct power), added footnote 1	31
	Added twice contraction execute execute (direct neuron cumplying V 2 V to E E V V 1E V) added feature	a 1 - 0 1

Added typical application circuit example (direct power supplying V_{CC} = 3 V to 5.5 V, V_{LED} = 15 V), added footnote 1 31

Changes from Original (August 2010) to Revision A

Changes from Revision A (December 2010) to Revision B

•	Changed Global Brightness Control bullet in Features	1
•	Changed typical application circuit (internal linear regulator)	1
•	Moved Thermal Shutdown and Noise Reduction sections	18
•	Updated bit names for BCR, BCG, and BCB in Table 5	24
•	Changed typical application circuit (direct power)	31

Product Folder Links: TLC5971

Texas Instruments

www.ti.com


Page


Page

Page



5 Pin Configuration and Functions





NC = not connected

Pin Functions

PIN		1/0	DESCRIPTION			
NAME	PWP	RGE	1/0	DESCRIPTION		
SDTI	9	1	I	Serial data input for the 224-bit shift register		
SCKI	10	2	I	Serial data shift clock input. Data present on SDTI are shifted to the LSB of the 224-bit shift register with the SCKI rising edge Data in the shift register are shifted toward the MSB at each SCKI rising edge. The MSB data of the shift register appear on SDTO.		
SDTO	12	6	0	Serial data output of the 224-bit shift register. SDTO is connected to the MSB of the 224-bit shift register. Data are clocked out at the SCKI rising edge.		
SCKO	11	5	0	Serial data shift clock output. The input shift clock signal from SCKI is adjusted to the timing of the serial data output for SDTO and the signal is then output at SCKO.		
VREG	20	15	I/O	Internal linear voltage regulator output. A decoupling capacitor of 1 μF must be connected. This output can be used for external devices as a 3.3-V power supply. This terminal can be connected with the VREG terminal of other devices to increase the supply current. Also, this pin can be supplied with 3 V to 5.5 V from an external power supply by connecting it to VCC.		
IREF	1	16	I/O	Maximum current programming terminal. A resistor connected between IREF and GND sets the maximum current for every constant- current output. When this terminal is directly connected to GND, all outputs are forced off. The external resistor should be placed close to the device.		
OUTR0	3	19	0			
OUTR1	6	22	0	RED constant-current outputs.		
OUTR2	13	7	0	Multiple outputs can be configured in parallel to increase the constant-current capability. Different voltages can be applied to each output.		
OUTR3	16	10	0			
OUTG0	4	20	0			
OUTG1	7	23	0	GREEN constant-current outputs. Multiple outputs can be configured in parallel to increase the constant-current capability.		
OUTG2	14	8	0	Different voltages can be applied to each output.		
OUTG3	17	11	0			
OUTB0	5	21	0			
OUTB1	OUTB1 8 24 O BLUE constant-current outputs.		BLUE constant-current outputs. Multiple outputs can be configured in parallel to increase the constant-current capability.			
OUTB2	15	9	0	Different voltages can be applied to each output.		
OUTB3	18	12	0			
VCC	19	13	—	Power-supply terminal		

STRUMENTS

EXAS

Pin Functions (continued)

	PIN		1/0	DECODIDECON		
NAME	PWP	RGE	I/O	DESCRIPTION		
GND, PowerPAD (PWP)	2	_	_			
GND, exposed thermal pad (RGE)	_	18	_	Power ground terminal		
NC	_	3, 4, 14, 17		No internal connection		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted.⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
Supply voltage, VCC		-0.3	18	V
Input valtage	IREF	-0.3	VREG + 0.3	V
Input voltage	SDTI, SCKI	-0.3	VREG + 0.6	V
	OUTR0 to OUTR3, OUTG0 to OUTG3, OUTB0 to OUTB3	-0.3	18	V
Output voltage	SDTO, SCKO	-0.3	VREG + 0.3	V
	VREG	-0.3	6	V
Outrast compared (DO)	OUTR0 to OUTR3, OUTG0 to OUTG3, OUTB0 to OUTB3		75	mA
Output current (DC)	VREG		-30	mA
Operating junction temperature, T _{J (max)}			150	°C
Storage temperature, T _{stg}		-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±2000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

at $T_A = -40^{\circ}$ C to $+85^{\circ}$ C, and VCC = 6 V to 17 V or VCC = VREG = 3 V to 5.5 V, unless otherwise noted.

		MIN	NOM	MAX	UNIT
DC CHARA	CTERISTICS				
VCC	Supply voltage, internal voltage regulator used	6		17	V
VREG	Supply voltage, VREG connected to VCC	3	3.3	5.5	V
Vo	Voltage applied to output (OUTR0 to OUTR3, OUTG0 to OUTG3, OUTB0 to OUTB3)			17	V
V _{IH}	High-level input voltage (SDTI, SCKI)	0.7 × VREG		VREG	V
V _{IL}	Low-level input voltage (SDTI, SCKI)	GND		0.3 × VREG	V
V _{IHYS}	Input voltage hysteresis (SDTI, SCKI)		0.2 × VREG		V
I _{ОН}	High-level output current (SDTO)			-2	mA
I _{OL}	Low-level output current (SDTO)			2	mA
I _{OLC}	Constant output sink current (OUTR0 to OUTR3, OUTG0 to OUTG3, OUTB0 to OUTB3)			60	mA



Recommended Operating Conditions (continued)

at $T_A = -40^{\circ}$ C to +85°C, and VCC = 6 V to 17 V or VCC = VREG = 3 V to 5.5 V, unless otherwise noted.

~		,			
		MIN	NOM	MAX	UNIT
I _{REG}	Voltage regulator output current (VREG)			-25	mA
T _A	Operating free temperature range	-40		85	°C
TJ	Operating junction temperature	-40		125	°C
AC CHARAC	TERISTICS			·	
f _{CLK (SCKI)}	Data clock frequency and GS control clock frequency, SCKI	0.007		20	MHz
t _{WH} /t _{WL}	Pulse duration, SCKI	10			ns
t _{SU}	Setup time, SDTI – SCKI↑	5			ns
t _H	Hold time, SDTI – SCKI↑	3			ns

6.4 Thermal Information

		TLO	TLC5971		
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	RGE (VQFN)	UNIT	
		20 PINS	24 PINS		
θ_{JA}	Junction-to-ambient thermal resistance	68.6	38	°C/W	
θ _{JCtop}	Junction-to-case (top) thermal resistance	44.2	40.5	°C/W	
θ_{JB}	Junction-to-board thermal resistance	19.3	10.2	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	2.7	0.3	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	15.7	10	°C/W	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	1.8	2.9	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

At $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 6$ V to 17 V or VCC = VREG = 3 V to 5.5 V, VLED = 5 V, and $C_{VREG} = 1 \ \mu$ F, unless otherwise noted. Typical values are at $T_A = 25^{\circ}C$ and VCC = 12 V.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V _{OH}	High-level output voltage, SDTO/SCKO	$I_{OH} = -2 \text{ mA}$	VREG - 0.4		VREG	V
V _{OL}	Low-level output voltage, SDTO/SCKO	I _{OL} = 2 mA	0		0.4	V
I,	Input current, SDTI/SCKI	V _I = VREG or GND	-1		1	μA
Icc		$\begin{array}{l} \text{SDTI/SCKI} = \text{low, BLANK} = 1, \ \text{GSn} = \text{FFFFh}, \\ \text{BCX} = 7\text{Fh}, \ \text{V}_{\text{OUTXn}} = 1 \ \text{V}, \ \text{R}_{\text{IREF}} = 24 \ \text{k}\Omega \ (\text{I}_{\text{OLCMax}} = 2 \ \text{mA}) \end{array}$		2	4	mA
I _{CC1}		$\begin{array}{l} \text{SDTI/SCKI} = \text{low, BLANK} = 1, \ \text{GSn} = \text{FFFFh}, \\ \text{BCX} = 7\text{Fh}, \ \text{V}_{\text{OUTXn}} = 1 \ \text{V}, \ \text{R}_{\text{IREF}} = 1.6 \ \text{k}\Omega \ (\text{I}_{\text{OLCMax}} = 30 \ \text{mA}) \end{array}$		6	9	mA
I _{CC2}	Supply current	$\label{eq:started} \begin{array}{l} \text{SDTI} = 10 \text{ MHz}, \text{SCKI} = 20 \text{ MHz}, \text{BLANK} = 0,\\ \text{auto repeat enable, external GS clock selected, GSn = FFFFh,}\\ \text{BCX} = 7Fh, V_{\text{OUTXn}} = 1 \text{ V}, \text{R}_{\text{IREF}} = 1.6 \text{k} \Omega \left(\text{I}_{\text{OLCMax}} = 30 \text{mA} \right) \end{array}$		14	22	mA
I _{CC3}		$\label{eq:started} \begin{array}{l} \text{SDTI} = 10 \text{ MHz}, \text{SCKI} = 20 \text{ MHz}, \text{BLANK} = 0,\\ \text{auto repeat enable, external GS clock selected, GSn = FFFFh,}\\ \text{BCX} = 7Fh, V_{\text{OUTXn}} = 1 \text{ V}, \text{R}_{\text{IREF}} = 0.82 \text{k} \Omega \left(\text{I}_{\text{OLCMax}} = 60 \text{mA} \right) \end{array}$		21	36	mA
I _{OLC}	Constant output current, OUTXn	$ \begin{array}{l} \mbox{All OUTXn on, BCX = 7Fh, } V_{\mbox{OUTXn}} = 1 \ V, \\ V_{\mbox{OUTfix}} = 1 \ V, \ R_{\mbox{IREF}} = 0.82 \ k\Omega \ (I_{\mbox{OLCMax}} = 60 \ mA) \end{array} $	56.3	60.5	64.7	mA
I _{OLKG}	Leakage output current, OUTXn	$\begin{array}{l} \text{All OUTXn off, BCX = 7Fh, } V_{\text{OUTXn}} = 17 \text{ V}, \\ V_{\text{OUTfix}} = 17 \text{ V}, R_{\text{IREF}} = 0.82 \text{k} \Omega (I_{\text{OLCMax}} = 60 \text{ mA}) \end{array}$			0.1	μΑ

Electrical Characteristics (continued)

At $T_A = -40^{\circ}$ C to +85°C, $V_{CC} = 6$ V to 17 V or VCC = VREG = 3 V to 5.5 V, VLED = 5 V, and $C_{VREG} = 1 \mu$ F, unless otherwise noted. Typical values are at $T_A = 25^{\circ}$ C and VCC = 12 V.

PARAMETER		PARAMETER TEST CONDITIONS		ТҮР	MAX	UNIT
ΔI_{OLC}	Constant-current error ⁽¹⁾ (channel-to-channel in same color group), OUTXn	All OUTXn on, BCX = 7Fh, $V_{OUTXn} = V_{OUTfix} = 1 V$, $R_{IREF} = 0.82 k\Omega (I_{OLCMax} = 60 mA)$	-3%	±1%	3%	
ΔI_{OLC1}	Constant current error ⁽²⁾ (device-to-device in same color group), OUTXn	All OUTXn on, BCX = 7Fh, $V_{OUTXn} = V_{OUTfix} = 1V$, $R_{\text{IREF}} = 0.82 \ \text{k}\Omega \ (I_{OLCMax} = 60 \ \text{mA})$, at same grouped color output of OUTR0-3, OUTG0-3, and OUTB0-3	-4%	±1	4%	
ΔI_{OLC2}	Line regulation of constant-current output, $\ensuremath{OUTXn^{(3)}}$	$ \begin{array}{l} \mbox{All OUTn on, BCX = 7Fh, V_{OUTXn} = V_{OUTfix} = 1 \ V, \\ \mbox{R}_{IREF} = 0.82 \ k\Omega \ (I_{OLCMax} = 60 \ mA) \end{array} $	-1	±0.5	1	%/V

(1)

The deviation of each output in the same color group (OUTR0-OUTR3 or OUTG0-OUTG3 or OUTB0-OUTB3) from the average current from the same color group. Deviation is calculated by Equation 1:

$$\Delta (\%) = \left[\frac{I_{OLCXn}}{\frac{(I_{OLCX0} + I_{OLCX1} + I_{OLCX2} + I_{OLCX3})}{4}} - 1 \right] \times 100$$

where (a) X =

(a)
$$X = R/G/B$$
,
(b) $n = 0-3$.

(2)

The deviation of each color group constant-current average from the ideal constant-current value. Deviation is calculated by Equation 2:

Product Folder Links: TLC5971

 $\Delta (\%) = \left(\frac{\frac{(I_{OLCX0} + I_{OLCX1} + I_{OLCX2} + I_{OLCX3})}{4} - (Ideal Output Current)}{Ideal Output Current} \right) \times 100$

where

(a) X = R/G/B.

Ideal current is calculated by Equation 3 for the OUTRn and OUTGn groups:

$$I_{OLCXn(IDEAL)}$$
 (mA) = 41 × $\left(\frac{1.21}{R_{IREF}(\Omega)}\right)$

where

(a) X = R/G/B.

(3)

Line regulation is calculated by Equation 4:

$$\Delta (\%/V) = \left(\frac{(I_{OLCXn} \text{ at } VCC = 5.5 \text{ V}) - (I_{OLCXn} \text{ at } VCC = 3 \text{ V})}{(I_{OLCXn} \text{ at } VCC = 3 \text{ V})} \right) \times \frac{100}{5.5 \text{ V} - 3 \text{ V}}$$
where
(a) X = R/G/B,
(b) n = 0-3.

Submit Documentation Feedback

Copyright © 2010-2015, Texas Instruments Incorporated

(4)

(1)

(2)

(3)



(5)

www.ti.com

Electrical Characteristics (continued)

At $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 6$ V to 17 V or VCC = VREG = 3 V to 5.5 V, VLED = 5 V, and $C_{VREG} = 1 \ \mu$ F, unless otherwise noted. Typical values are at $T_A = 25^{\circ}C$ and VCC = 12 V.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ΔI_{OLC3}	Load regulation of constant-current output, OUTXn ⁽⁴⁾	All OUTn on, BCX = 7Fh, $V_{OUTXn} = V_{OUTfix} = 1$ V, $R_{IREF} = 0.82$ k Ω (I_{OLCMax} = 60 mA)	-3	±1	3	%/V
T _{TSD}	Thermal shutdown temperature	Junction temperature ⁽⁵⁾	150	165	180	°C
T _{HYS}	Thermal shutdown hysteresis	Junction temperature ⁽⁵⁾	5	10	20	°C
VIREF	Reference voltage output, IREF	$R_{IREF} = 0.82 \text{ k}\Omega$	1.18	1.21	1.24	V
V _{REG}	Linear regulator output voltage, VREG	VCC = 6 V to 17 V, IREG = 0 mA to -25 mA	3.1	3.3	3.5	V
ΔV_{REG}	Line regulation of linear regulator, VREG	VCC = 6 V to 17 V, IREG = 0 mA			90	mV
ΔV_{REG1}	Load regulation of linear regulator, VREG	VCC = 12 V, IREG = 0 mA to -25 mA			120	mV
V _{STR}	Undervoltage lockout release, VREG		2.5	2.7	2.9	V
V _{HYS}	Undervoltage lockout hysteresis, VREG		300	400	500	mV

(4)

Load regulation is calculated by Equation 5:

$$\Delta (\%/V) = \left(\frac{(I_{OLCXn} \text{ at } V_{OUTXn} = 3 \text{ V}) - (I_{OLCXn} \text{ at } V_{OUTXn} = 1 \text{ V})}{(I_{OLCXn} \text{ at } V_{OUTXn} = 1 \text{ V})} \right) \times \frac{100}{3 \text{ V} - 1 \text{ V}}$$
where
(a) X = R/G/B,

(b)
$$n = 0.3$$
.

(5) Not tested, specified by design.

6.6 Switching Characteristics

At $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 6$ V to 17 V or VCC = VREG = 3 V to 5.5 V, $C_{VREG} = 1$ μ F, $C_L = 15$ pF, $R_L = 68$ Ω , and VLED = 5 V, unless otherwise noted. Typical values are at $T_A = 25^{\circ}C$ and VCC = 12 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{R0}	Rise time, SDTO/SCKO			3	10	ns
t _{R1}	Rise time, OUTXn	BCX = 7Fh		5	15	ns
t _{F0}	Fall time, SDTO/SCKO			3	10	ns
t _{F1}	Fall time, OUTXn	BCX = 7Fh		15	25	ns
t _{D0}		SCKI↑ to SDTO↑↓	10	25	60	ns
t _{D1}		SCKI↑ to SCKO↑	5	15	40	ns
$t_{D2}^{(1)}$		SCKO↑ to SDTO↑↓	5	10	20	ns
t _{D3}		$\begin{array}{l} SCKI\uparrow \mbox{to OUTRn}\downarrow, BLANK = 0, BCXn = \\ 7Fh, OUTTMG = 1 \\ Or SCKI\downarrow \mbox{to OUTRn}\downarrow, BLANK = 0, \\ BCXn = 7Fh, OUTTMG = 0 \end{array}$	10	25	60	ns
t _{D4}	Propagation delay	SCKI \uparrow to OUTGn $\uparrow\downarrow$, BLANK = 0, BCXn = 7Fh, OUTTMG = 1 Or SCKI \downarrow to OUTGn $\uparrow\downarrow$, BLANK = 0, BCXn = 7Fh, OUTTMG = 0	25	50	90	ns
t _{D5}		$\begin{array}{l} SCKI\uparrow \mbox{to OUTBn}\uparrow\downarrow, BLANK = 0, BCXn = \\ 7Fh, OUTTMG = 1 \\ Or SCKI\downarrow \mbox{to OUTBn}\uparrow\downarrow, BLANK = 0, \\ BCXn = 7Fh, OUTTMG = 0 \end{array}$	40	75	120	ns
t _{D6} ⁽²⁾		Last SCKI [↑] to internal latch pulse genaration	8/f _{OSC}		16384/f _{OSC}	S
t _{W(SCKO)}	Shift clock output one pulse width	SCKO↑ to SCKO↓	12	25	35	ns
f _{OSC}	Internal oscillator frequency		6	10	12	MHz

(1)

The propagation delays are calculated by $t_{D2} = t_{D0} - t_{D1}$. The generation timing of the internal latch pulse changes depending on the SCKI clock frequency; see the *Internal Latch Pulse* (2)Generation Timing section.

TLC5971

SBVS146D-AUGUST 2010-REVISED DECEMBER 2015


ÈXAS

6.7 Dissipation Ratings

PACKAGE	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$	POWER RATING T _A < 25°C	POWER RATING T _A = 70°C	POWER RATING T _A = 85°C
HTSSOP 20-pin with PowerPAD soldered ⁽¹⁾	25.7 mW/°C	3121 mW	1998 mW	1623 mW
QFN 24-pin exposed thermal pad soldered ⁽²⁾	24.8 mW/°C	3106 mW	1988 mW	1615 mW


(1) With PowerPAD soldered onto copper area on TI recommended printed circuit board (PCB); 2-oz. copper. For more information, see application report *PowerPAD Thermally-Enhanced Package* (SLMA002) available for download at www.ti.com.

(2) The package thermal impedance is calculated in accordance with JESD51-5.




(1) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 1. Input Timing




(1) Input pulse rise and fall time is 1 ns to 3 ns.









- (1) OUTXn ON-OFF timing depends on previous GS data in the 218-bit data latch.
- (2) The propagation delay time shows the period from the rising edge of the last SCKI, not the 224th SCKI to the internal latch signal generation.

Figure 3. Data Write and OUTXn Switching Timing (OUTTMG = 1)

Write Command (6 Bits) Write Data (218 Bits) SDTI DATA 0A DATA DATA 0B WR^{*} WRT DATA DATA CMD MD 28 CMD CMD4 CMD 217 216C 2150 t_{su} SCKI 222 6 223 224 224-Bit Shift Register DATA 0A WR DATA 2B DAT DATA 0B DAT LSB (Internal) 1B 224-Bit Shift Register DATA 1A DATA 1B DATA 3B DAT/ 2B DATA 0A DATA 0B WR^{*} CMD LSB + 1 (Internal) : ÷ 224-Bit Shift Register WRT CMD4 WR' WR^{*} DATA DATA DATA WR WRT CMD4 WR1 WRT DATA 217E DATA DAT/ DAT MSB - 1 (Internal) СМГ СМ 2164 0A CMD CMI СМГ CMD 216B 215B 224-Bit Shift Register WRT CMD5 WRT CMD5 DATA 1A DAT/ 0A WRT CMD4 MSB (Internal) CMD 216B t_{D6}⁽²⁾ Latch Signal (Internal) Latch Data Previous Data Latest Data (All GS Data are 0001h) (Internal) BLANK Bit in Data Latch 0 (Internal) 1 EXTGCK Bit in Data Latch 0 (Internal) OUTTMG Bit in Data Latch (Internal) 0 t_{D0} WRT CMD5 WRT CMD5 WRT DATA SDTO 0.4 t_{R0}/t_{F0} tn SCKO t_E (V_{OUTXnH}) OFF OUTR0-R3 (V_{OUTXnL})⁽¹ ON t_{D3} (V_{OUTXnH}) OF OUTG0-G3 $\left(V_{OUTXnL}\right)^{(1)}$ ٥N t_{D4} (V_{OUTXnH}) OFF OUTB0-B3 (V_{OUTXnL}) ON

(1) OUTXn ON-OFF timing depends on previous GS data in the 218-bit data latch.

(

(2) The propagation delay time shows the period from the rising edge of the last SCKI, not the 224th SCKI to the internal latch signal generation.

Figure 4. Data Write and OUTXn Switching Timing (OUTTMG = 0)

t_{D5}

ÈXAS


ISTRUMENTS

www.ti.com




6.8 Typical Characteristics

At $T_A = 25^{\circ}C$ and VCC = 24 V, unless otherwise noted.



Typical Characteristics (continued)







7 Parametric Measurement Information

7.1 Test Circuits






Figure 17. Rise/Fall Time Test Circuit for OUTXn



(1) C_L includes measurement probe and stray capacitance.


Figure 18. Rise/Fall Time Test Circuit for SDTO/SCKO



(1) X = R/G/B, n = 0-3.



7.2 Pin Equivalent Input and Output Schematics







8 Detailed Description


8.1 Overview

The TLC5971 is a 12-channel constant current sink driver. Each channel has an individually-adjustable, 65535step, pulse width modulation (PWM) grayscale (GS) control. Each color has a 128-step brightness control (BC). GS data and BC data are input through a serial single-wire interface port.

The TLC5971 has a 60-mA current capability. The maximum current value of each channel is determined by the external resistor. The TLC5971 can work without external CLK signals since it can select to use internal oscillator or external GS clock.

The TLC5971 is integrated with a linear regulator that can be used for higher VCC power-supply voltage from 6 V to 17 V.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Auto Display Repeat Function

This function repeats the total display period without a BLANK bit change, as long as the GS reference clock is available. This function can be enabled or disabled with DSPRPT (bit 214) in the data latch. When the DSPRPT bit is 1, this function is enabled and the entire display period repeats without a BLANK bit data change. When the DSPRPT bit is 0, this function is disabled and the entire display period executes only once after the BLANK bit is set to 0 or the internal latch pulse is generated when the display timing reset function is enabled. Figure 23 shows the auto display repeat operation timing.




Figure 23. Auto Repeat Display Function

8.3.2 Display Timing Reset Function

This function allows the display timing to be initialized using the internal latch pulse, as shown in Figure 24. This function can be enabled or disabled by TMGRST (bit 215) in the data latch. When the TMGRST bit is 1, the GS counter is reset to 0 and all outputs are forced off when the internal latch pulse is generated. This function is the same when the BLANK bit changes (such as from 0 to 1 and from 1 to 0). Therefore, the BLANK bit does not need to be controlled from an external controller to restart the PWM control from the next GS reference clock rising edge. When this bit is 0, the GS counter is not reset and no output is forced off even if the internal latch pulse is generated. Figure 24 shows the display timing reset operation.



Feature Description (continued)





Figure 24. Display Timing Reset Function


8.3.3 Output Timing Select Function


This function selects the ON-OFF change timing of the constant-current outputs (OUTXn) set by OUTTMG (bit 217) in the data latch. When this bit is 1, OUTXn are turned on or off at the rising edge of the selected GS reference clock. When this bit is 0, OUTXn are turned on or off at the falling edge of the selected clock. Electromagnetic interference (EMI) of the total system can be reduced using this bit setting. For example, when the odd number of devices in the system have this bit set to 0 and the even number of devices in the system have this bit set to 1, EMI is reduced because the devices change the OUTXn status at a deferent timing. Figure 25 and Figure 26 show the output switching timing when the OUTTMG bit is 1 and 0, respectively.



Feature Description (continued)











Feature Description (continued)

8.3.4 Thermal Shutdown

The thermal shutdown (TSD) function turns off all IC constant-current outputs when the junction temperature (T_J) exceeds the threshold ($T_{TSD} = 165^{\circ}$ C, typical). When the junction temperature drops below ($T_{TSD} - T_{HYS}$), the output control starts at the first GS clock in the next display period.

8.3.5 Noise Reduction

Large surge currents may flow through the IC and the board if all 12 outputs turn on simultaneously at the start of each GS cycle. These large current surges could induce detrimental noise and EMI into other circuits. The TLC5971 turns on the outputs for each color group independently with a 25 ns (typical) rise time. The output current sinks are grouped into three groups. The first group that is turned on/off are OUTR0-3; the second group that is turned on/off are OUTR0-3; and the third group is OUTB0-3. However, the state of each output is controlled by the selected GS clock; see the *Output Timing Select Function* section.

8.4 Device Functional Modes

8.4.1 Maximum Constant Sink Current Setting

The maximum constant sink current value for each channel, I_{OLCMax} , is programmed through a single resistor, R_{IREF} , placed between IREF and GND. The desired value can be calculated with Equation 6:

$$R_{IREF} (k\Omega) = \frac{V_{IREF} (V)}{I_{OLCMax} (mA)} \times 41$$

where:

 V_{IREF} = the internal reference voltage on the IREF pin (1.21 V, typically, when the the global brightness control data are at maximum),

 $I_{OLCMax} = 2 \text{ mA to } 60 \text{ mA}.$

(6)

I_{OLCMax} is the maximum current for each output. Each output sinks the I_{OLCMax} current when it is turned on and global brightness control data (BC) are set to the maximum value of 7Fh (127d).

 R_{IREF} must be between 0.82 k Ω and 24.8 k Ω to hold I_{OLCMax} between 60 mA (typical) and 2 mA (typical). Otherwise, the output may be unstable. Output currents lower than 2 mA can be achieved by setting I_{OLCMax} to 2 mA or higher and then using global brightness control to lower the output current. The constant-current sink values for specific external resistor values are shown in Figure 5 and Table 1.

Table 1. Maximum Constant-Current vs External Resistor Value

I _{OLCMax} (mA)	R _{IREF} (kΩ, Typical)
60	0.827
55	0.902
50	0.992
45	1.1
40	1.24
35	1.42
30	1.65
25	1.98
20	2.48
15	3.31
10	4.96
5	9.92
2	24.8



8.5 Programming

8.5.1 Global Brightness Control (BC) Function (Sink Current Control)

The TLC5971 has the capability to adjust all output currents of each color group (OUTR0-3, OUTG0-3, and OUTB0-3) to the same current value. This function is called *global brightness (BC) control*. The BC data are seven bits long, which allows each color group output current to be adjusted in 128 steps from 0% to 100% of the maximum output current, I_{OLCMax}. The BC data are set through the serial interface. When the BC data are changed, the output current is changed immediately.

When the IC is powered on, all outputs are forced off by BLANK (bit 213). BLANK initializes in the data latch but the data in the 224-bit shift register and the 218-bit data latch are not set to a default value, except for the BLANK bit. Therefore, BC data must be written to the data latch when BLANK is set to 0.

Equation 7 determines each color group maximum output sink current:

$$I_{OUT}$$
 (mA) = I_{OLCMax} (mA) × $\left(\frac{BCX}{127d}\right)$

Where:

 I_{OLCMax} = the maximum channel current for each channel determined by R_{IREF}

BC = the global brightness control value in the data latch for the specific color group (BCX = 0d to 127d, X = R/G/B)

Table 2 summarizes the BC data value versus the output current ratio and set current value.

Table 2. Bo Bala V3 Garchi hallo and Get Garchi Valde					
BC DATA (BINARY)	BC DATA (DECIMAL)	BC DATA (HEX)	OUTPUT CURRENT RATIO TO I _{OLCMax} (%, TYPICAL)	60 mA I _{OLCMax} (mA, TYPICAL)	2 mA I _{OLCMax} (mA, TYPICAL)
000 0000	0	00	0	0	0
000 0001	1	01	0.8	0.47	0.02
000 0010	2	02	1.6	0.94	0.03
_	_	—	—	—	_
111 1101	125	7D	98.4	59.06	1.97
111 1110	126	7E	99.2	59.53	1.98
111 1111	127	7F	100	60	2

Table 2. BC Data vs Current Ratio and Set Current Value

8.5.2 Grayscale (GS) Function (PWM Control)

The TLC5971 can adjust the brightness of each output channel using the enhanced spectrum pulse width modulation (ES-PWM) control scheme. The PWM bit length for each output is 16 bits. The use of the 16-bit length results in 65536 brightness steps from 0% to 100% brightness.

The PWM operation for all color groups is controlled by a 16-bit grayscale (GS) counter. The GS counter increments on each rising or falling edge of the external or internal GS reference clock that is selected by OUTTMG (bit 217) and EXTGCK (bit 216) in the data latch. When the external GS clock is selected, the GS counter uses the SCKI clock as the grayscale clock. The GS counter is reset to 0000h and all outputs are forced off when BLANK (bit 213) is set to 1 in the data latch and the counter value is held at 0 while BLANK is 1, even if the GS reference clock is toggled in between.

Equation 8 calculates each output (OUTXn) total on-time (t_{OUT_ON}):

 $t_{OUT ON} (ns) = t_{GSCLK} (ns) \times GSXn$

Where:

t_{GSCLK} = one period of the selected GS reference clock (internal clock = 100ns typical, external clock = the period of SCKI)

GSXn = the programmed GS value for OUTXn (0d to 65535d)

TLC5971

(7)

SBVS146D - AUGUST 2010 - REVISED DECEMBER 2015

TLC5971 SBVS146D – AUGUST 2010–REVISED DECEMBER 2015

Table 3 summarizes the GS data values versus the output total ON-time and duty cycle. When the IC is powered up, BLANK (bit 213) is set to 1 to force all outputs off; however, the 224-bit shift register and the 218-bit data latch are not set to default values. Therefore, the GS data must be written to the data latch when BLANK (bit 213) is set to 0.

GS DATA			GS DATA		
(DECIMAL)	GS DATA (HEX)	ON-TIME DUTY (%)	(DECIMAL)	GS DATA (HEX)	ON-TIME DUTY (%)
0	0	0	32768	8000	50.001
1	1	0.002	32769	8001	50.002
2	2	0.003	32770	8002	50.004
3	3	0.005	32771	8003	50.005
—	—	_	—	—	—
8191	1FFF	12.499	40959	9FFF	62.499
8192	2000	12.5	40960	A000	62.501
8193	2001	12.502	40961	A001	62.502
—	—	—	—	—	—
16383	3FFF	24.999	49149	BFFF	74.997
16384	4000	25	49150	C000	74.998
16385	4001	25.002	49151	C001	75
—	—	_	—	—	—
24575	5FFF	37.499	57343	DFFF	87.5
24576	6000	37.501	57344	E000	87.501
24577	6001	37.502	57345	E001	87.503
_	—	_	_	—	—
32765	7FFD	49.996	65533	FFFD	99.997
32766	7FFE	49.998	65534	FFFE	99.998
32767	7FFF	49.999	65535	FFFF	100

Table 3. Output Duty Cycle and Total On-Time versus GS Data

8.5.3 Enhanced Spectrum (ES) PWM Control

Enhanced spectrum (ES) PWM has the total display period divided into 128 display segments. The total display period refers the period between the first grayscale clock input to the 65536th grayscale clock input after BLANK (bit 213) is set to 0. Each display period has 512 grayscale values, maximum. Each output on-time changes depending on the grayscale data. Refer to Table 4 for sequence information and Figure 27 for timing information.

GS DATA (DEC)	GS DATA (HEX)	OUTn DRIVER OPERATION
0	0000h	Does not turn on
1	0001h	Turns on during one GS clock period in the 1st display period
2	0002h	Turns on during one GS clock period in the 1st and 65th display period
3	0003h	Turns on during one GS clock period in the 1st, 33rd, and 65th display period
4	0004h	Turns on during one GS clock period in the 1st, 33rd, 65th, and 97th display period
5	0005h	Turns on during one GS clock period in the 1st, 17th, 33rd, 65th, and 97th display period
6	0006h	Turns on during one GS clock period in the 1st, 17th, 33rd, 65th, 81st, and 97th display period
_	_	The number of display periods that OUTXn is turned on during one GS clock is incremented by the GS data increasing in the following order. The order of display periods that the output turns on are: 1, 65, 33, 97, 17, 81, 49, 113, 9, 73, 41, 105, 25, 89, 57, 121, 5, 69, 37, 101, 21, 85, 53, 117, 13, 77, 45, 109, 29, 93, 61, 125, 3, 67, 35, 99, 19, 83, 51, 115, 11, 75, 43, 107, 27, 91, 59, 123, 7, 71, 39, 103, 23, 87, 55, 119, 15, 79, 47, 111, 31, 95, 63, 127, 2, 66, 34, 98, 18, 82, 50, 114, 10, 74, 42, 106, 26, 90, 58, 122, 6, 70, 38, 102, 22, 86, 54, 118, 14, 78, 46, 110, 30, 94, 62, 126, 4, 68, 36, 100, 20, 84, 52, 116, 12, 76, 44, 108, 28, 92, 60, 124, 8, 72, 40, 104, 24, 88, 56, 120, 16, 80, 48, 112, 32, 96, 64, and 128.

Table 4.	ES-PWM	Drive	Turnon	Time	Lenath



GS DATA (DEC)	GS DATA (HEX)	OUTn DRIVER OPERATION
127	007Fh	Turns on during one GS clock period in the 1st to 127th display period, but does not turn on in the 128th display period
128	0080h	Turns on during one GS clock period in all display periods (1st to 128th)
129	0081h	Turns on during two GS clock periods in the 1st display period and one GS clock period in the next display period
_	_	The number of display periods where OUTn is turned on for two GS clocks is incremented by the increased GS data similar to the previous case where the GS value is 1 trough 127
255	00FFh	Turns on during two GS clock periods in the 1st to 127th display period, but only turns on during one GS clock period in the 128th display period
256	0100h	Turns on during two GS clock periods in all display periods (1st to 128th)
257	0101h	Turns on during three GS clock periods in the 1st display period and two GS clock periods in the next display period
_	_	Display periods with OUTn turned on is incremented by the increased GS datasimilar to 0101h operation
65478	FEFFh	Turns on during 511 GS clock periods in the 1st to 127th display period, but only turns on 510 GS clock periods in the 128th display period
65280	FF00h	Turns on during 511 GS clock periods in all display periods (1st to 128th)
65281	FF01h	Turns on during 512 GS clock periods in the 1st display period and 511 GS clock periods in the 2nd to 128th display periods
—	—	-
65534	FFFEh	Turns on during 512 GS clock periods in the 1st to 63th and 65th to 127th display periods, and turns on 511 GS clock periods in the 64th and 128th display periods
65535	FFFFh	Turns on during 512 GS clock periods in the 1st to 127th display period, but only turns on 511 GS clock periods in the 128th display period


Table 4. ES-PWM Drive Turnon Time Length (continued)

Texas Instruments

www.ti.com

TLC5971

SBVS146D-AUGUST 2010-REVISED DECEMBER 2015







8.5.4 Register and Data Latch Configuration

The TLC5971 has a 224-bit shift register and a 218-bit data latch that set grayscale (GS) data, global brightness control (BC), and function control (FC) data into the device. When the internal latch pulse is generated and the data of the six MSBs in the shift register are 25h, the 218 following data bits in the shift register are copied into the 218-bit data latch. If the data of the six MSBs is not 25h, the 218 data bits are not copied into the 218-bit data latch. The data in the data latch are used for GS, BC, and FC functions. Figure 28 shows the shift register and the data latch configuration.




Figure 28. Common Shift Register and Control Data Latch Configuration

8.5.4.1 224-Bit Shift Register

The 224-bit shift register is used to input data from the SDTI pin with the SCKI clock into the TLC5971. The shifted data in this register is used for GS, BC, and FC. The six MSBs are used for the write command. The LSB of the register is connected to the SDTI pin and the MSB is connected to the SDTO pin. On each SCKI rising edge, the data on SDTI are shifted into the register LSB and all 224 bits are shifted towards the MSB. The register MSB is always connected to SDTO. When the device is powered up, the data in the 224-bit shift register is not set to any default value.

8.5.4.2 218-Bit Data Latch

The 218-bit data latch is used to latch the GS, BC, and FC data. The 218 LSBs in the 244-bit shift register are copied to the data latch when the internal latch pulse is generated with the 6-bit write command, 25h (100101b). When the device is powered up, the data in the latch are not reset except for BLANK (bit 213) which is set to 1 to force all outputs off. Therefore, GS, BC, and FC data must be set to the proper values before BLANK is set to 0. The 218-bit data latch configuration is shown in Figure 29 and the data bit assignment is shown in Table 5.






Figure 29. 218-Bit Data Latch Configuration

BIT NUMBER	BIT NAME	CONTROLLED CHANNEL/FUNCTIONS
15-0	GSR0	GS data bits 15 to 0 for OUTR0
31-16	GSG0	GS data bits 15 to 0 for OUTG0
47-32	GSB0	GS data bits 15 to 0 for OUTB0
63-48	GSR1	GS data bits 15 to 0 for OUTR1
79-64	GSG1	GS data bits 15 to 0 for OUTG1
95-80	GSB1	GS data bits 15 to 0 for OUTB1
111-96	GSR2	GS data bits 15 to 0 for OUTR2
127-112	GSG2	GS data bits 15 to 0 for OUTG2
143-128	GSB2	GS data bits 15 to 0 for OUTB2
159-144	GSR3	GS data bits 15 to 0 for OUTR3
175-160	GSG3	GS data bits 15 to 0 for OUTG3
191-176	GSB3	GS data bits 15 to 0 for OUTB3
198-192	BCR	BC data bits 6 to 0 for OUTR0-3
205-199	BCG	BC data bits 6 to 0 for OUTG0-3
212-206	BCB	BC data bits 6 to 0 for OUTB0-3
213	BLANK	Constant-current output enable bit in FC data (0 = output control enabled, 1 = blank). When this bit is 0, all constant-current outputs (OUTR0-OUTB3) are controlled by the GS PWM timing controller. When this bit is 1, all constant-current outputs are forced off. The GS counter is reset to 0, and the GS PWM timing controller is initialized. When the IC is powered on, this bit is set to 1.
214	DSPRPT	Auto display repeat mode enable bit in FC data (0 = disabled, 1 = enabled). When this bit is 0, the auto repeat function is disabled. Each constant-current output is only turned on once, according the GS data after BLANK is set to 0 or after the internal latch pulse is generated with the TMGRST bit set to 1. When this bit is 1, each output turns on and off according to the GS data every 65536 GS reference clocks.
215	TMGRST	Display timing reset mode enable bit in FC data (0 = disabled, 1 = enabled). When this bit is 1, the GS counter is reset to 0 and all constant-current outputs are forced off when the internal latch pulse is generated for data latching. This function is the same when BLANK is set to 0. Therefore, BLANK does not need to be controlled by an external controller when this mode is enabled. When this bit is 0, the GS counter is not reset and no output is forced off even if the internal latch pulse is generated.
216	EXTGCK	GS reference clock select bit in FC data (0 = internal oscillator clock, 1 = SCKI clock). When this bit is 1, PWM timing refers to the SCKI clock. When this bit is 0, PWM timing refers to the internal oscillator clock.
217	OUTTMG	GS reference clock edge select bit for OUTXn on-off timing control in FC data (0 = falling edge, 1 = rising edge). When this bit is 1, OUTXn are turned on or off at the rising edge of the selected GS reference clock. When this bit is 0, OUTXn are turned on or off at the falling edge of the selected clock.

Table 5. Data Latch Bit Assignment



8.5.5 Internal Latch Pulse Generation Timing

The internal latch pulse is generated when the SCKI rising edge does not change for 8x the period between the last SCKI rising edge and the second to last SCKI rising edge if the data of the six MSBs in the 244-bit shift register are the command code 25h. The generation timing changes as a result of the SCKI frequency with the time range between 16384 times the internal oscillator period (2.74 ms), maximum, and 8x the internal oscillator period (666 ns), minimum. Figure 30 shows the internal latch pulse generation timing.




Figure 30. Data Latch Pulse Generation Timing

9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The device is a 12-channel, constant sink current, LED driver. This device can be connected in series to drive many LED lamps with only a few controller ports. Functional control data and PWM control data can be written from the SDI and SCK input terminal. The PWM timing reference clock can be chosen from the internal oscillation or external SCK signal.

9.2 Typical Application



The output voltage range is from 0 V to 3.3 V.

NOTE: The number of LEDs in series changes, depending on the VCC voltage.

Figure 31. Typical Application Circuit Example (Internal Linear Regulator Using VCC = 6 V to 17 V)

9.2.1 Design Requirements

For this design example, use Table 6 as the input parameters.

Table 6. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
VCC Input Voltage Range	3 V to 5.5 V
LED Lamp (V _{LED}) Input Voltage Range	Maximum 17 V
SIN, SCLK, LAT and GSCLK Voltage Range	Low Level = GND, High Level = VCC

9.2.2 Detailed Design Procedure

9.2.2.1 Define Basic Parameters

To begin the design process, a few parameters must be decided as following"

- Maximum output constant-current value for each color LED lamp
- Maximum LED forward voltage (Vf) and maximum V_{LED}
- Total LEDs and Cascaded IC Number



9.2.2.2 Data Input Sequence

224-bit data packets are sent through single-wire interface for the PWM control of three output channels. Select the BC data, FC data and write the GS data to the register following the signal timing.

9.2.2.3 How to Control the TLC5971

To set each function mode, BC color, GS output, 6-bit write command, 5-bit FC data, 21-bit BC data for each color group, and 192-bit GS data for OUTXn, a total number of 224 bits must be written into the device. Figure 32 shows the 224-bit data packet configuration.

When *N* units of the TLC5971 are cascaded (as shown in Figure 33), $N \times 224$ bits must be written from the controller into the first device to control all devices. The number of cascaded devices is not limited as long as the proper voltage is supplied to the device at VCC. The packets for all devices must be written again whenever the data in one packet is changed.

MSB	-										LSB
Write Command (6 bits, 25h)	Function Control (5 bits)	BC for BLUE (7 bits)	BC for GREEN (7 bits)	BC for RED (7 Bits)	GS for OUTB3 (16 Bits)	GS for OUTG3 (16 Bits)	GS for OUTR3 (16 Bits)	16 Bits × 6	GS for OUTB0 (16 Bits)	GS for OUTG0 (16 Bits)	GS for OUTR0 (16 Bits)

Figure 32. 224-Bit Data Packet Configuration




Figure 33. Cascading Connection of *N* TLC5971 Units

9.2.2.3.1 Data Write and PWM Control with Internal Grayscale Clock Mode

When the EXTCLK bit is 0, the internal oscillator clock is used for PWM control of OUTXn (X = R/G/B and n = 0-3) as the GS reference clock. This mode is ideal for illumination applications that change the display image at low frequencies. The data and clock timing is shown in Figure 3 and Figure 34. A writing procedure for the function setting and display control follows:

- 1. Power up VCC (VLED); all OUTXn are off because BLANK is set to 1.
- 2. Write the 224-bit data packet (with MSB bit first) for the Nth TLC5971 using the SDTI and SCKI signals. The first six bits of the 224-bit data packet are used as the write command. The write command must be 25h (100101b); otherwise, the 218-bit data in the 224-bit shift register are not copied to the 218-bit data latch. The EXTCLK bit must be set to 0 for the internal oscillator mode. Also, the DSPRPT bit should be set to 1 to repeat the PWM timing control and BLANK set to 0 to start the PWM control.
- 3. Write the 224-bit data packet for the (N 1) TLC5971 without delay after step 2.
- 4. Repeat the data write sequence until all TLC5971s have data. The total shift clock count (SCKI) is now 224 × N. After all device data are written, stop the SCKI at a high or low level for 8× the period between the last SCKI rising edge and the second to last SCKI rising edge. Then the 218 LSBs in the 224-bit shift resister are copied to the 218-bit data latch in all devices and the PWM control is started or updated at the same time.

TLC5971

SBVS146D - AUGUST 2010 - REVISED DECEMBER 2015



VLED Power	_/				<u> </u>			clock should start af nternal latch pulse ge	
		MSB LS	B	MSB	" LSB		MSB LS	в∴	
Shift Data From Controller (SDTI)		224-Bit Packet for Nth TLC5971	224-Bit Packet for N-1st TLC5971	for N-2'th)) for ((3'rd	224-Bit Packet for 2nd TLC5971	224-Bit Packet for 1st TLC5971		Next Data
			MSB LS	В	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	MSB LSE	3		MSB
Shift Clock From Controller (SCKI)		224 Shift Clocks	224 Shift Clocks)) ((224 Shift Clocks	224 Shift Clocks		Next Shift Clock
Latch Pulse (Internal)))))				▲]
. ,)				
OUTXn					<u>(</u>				PWM Control Start or data updated
						he time that generates			

depending on the period of the shift clock within the range of 2.74 ms to 666 ns.

Figure 34. Data Packet and Display Start/Update Timing 1 (Internal Oscillator Mode)

9.2.2.3.2 Data Write and PWM Control with External Grayscale Clock Mode

When the EXTCLK bit is 1, the data shift clock (SCKI) is used for PWM control of OUTXn (X = R/G/B and n = 0-3) as the GS reference clock. This mode is ideal for video image applications that change the display image with high frequencies or for certain display applications that must synchronize all TLC5971s. The data and clock timing are shown in Figure 3 and Figure 35. A writing procedure for the display data and display timing control follows:

- 1. Power up VCC (VLED); all OUTXn are off because BLANK is set to 1.
- 2. Write the 224-bit data packet MSB-first for the Nth TLC5971 using the SDTI and SCKI signals. The first six bits of the 224-bit data packet are used as the write command. The write command must be 25h (100101b); otherwise, the 218-bit data in the 224-bit shift register are not copied to the 218-bit data latch. The EXTCLK bit must be set to 1 for the external oscillator mode. Also, the DSPRPT bit should be set to 0 so that the PWM control is not repeated, the TMGRST bit should be set to 1 to reset the PWM control timing at the internal latch pulse generation, and BLANK must be set to 0 to start the PWM control.
- 3. Write the 224-bit data for the (N 1) TLC5971 without delay after step 2.
- 4. Repeat the data write sequence until all TLC5971s have data. The total shift clock count (SCKI) is 224 × N. After all device data are written, stop the SCKI at a high or low level for 8× the period between the last SCKI rising edge and the second to last SCKI rising edge. Then the 218 LSBs in the 224-bit shift resister are copied to the 218-bit data latch in all devices.
- 5. To start the PWM control, send one pulse of the SCKI clock with SDTI low after 1.34 μs or more from step 4. The OUTXn are turned on when the output GS data are not 0000h.
- 6. Send the remaining 65535 SCKI clocks with SDTI low. Then the PWM control for OUTXn is synchronized with the SCKI clock and one display period is finished with a total of 65536 SCKI clock periods.
- 7. Repeat step 2 to step 6 for the next display period.







Figure 35. Data Packet and Display Start/Update Timing 2 (External Clock Mode)

There is another control procedure that is recommended for a long chain of cascaded devices. The data and clock timings are shown in Figure 3 and Figure 36. When 256 TLC5971 units are cascaded, use the following procedure:

- 1. Power up VCC (VLED); all OUTXn are off because BLANK is set to 1.
- 2. Write the 224-bit data packet MSB-first for the 256th TLC5971 using the SDTI and SCKI signals. The EXTCLK bit must be set to 1 for the external oscillator mode. Also, the DSPRPT bit should be set to 0 so that the PWM control does not repeat, the TMGRST bit should be set to 1 to reset the PWM control timing with the internal latch pulse, and BLANK must be set to 0 to start the PWM control.
- Repeat the data write sequence for all TLC5971s. The total shift clock count (SCKI) is 57344 (224 × 256). After all device data are written, stop the SCKI signal at a high or low level for eight or more periods between the last SCKI rising edge and the second to last SCKI rising edge. Then the 218 LSBs in the 224-bit shift resister are copied to the 218-bit data latch in all devices.
- 4. To control the PWM, send 8192 SCKI clock periods with SDTI low after 1.34 μs or more from step 3 (or step 7). These 8192 clock periods are used for the OUTXn PWM control.
- 5. Write the new 224-bit data packets to the 256th to first TLC5971s for the next display with 256 × 224 SCKI clock for a total of 57344 clocks. The PWM control for OUTXn remains synchronized with the SCKI clock and one display period is finished with a total of 65536 SCKI clocks. The SCKI clock signal is therefore used for PWM control and, at the same time, to write data into the shift registers of all cascaded parts.
- 6. Stop the SCKI signal at a high or low level for eight or more periods between the last SCKI rising edge and the second to last SCKI rising edge. Then the 218-bit LSBs in the 224-bit shift resister are copied to the 218-bit data latch in all devices.
- 7. Repeat step 4 to step 6 for the next display periods.

NSTRUMENTS

ÈXAS



The time is 8 periods between the last SCLK rising edge and the second to last SCLK rising edge. The wait time changes between 2.74 ms and 666 ns, depending on the period of the shift clock.

Figure 36. Data Packet and Display Start/Update Timing 3 (External Clock Mode With 256 Cascaded Devices)

9.2.3 Application Curve





Figure 37. Output Waveform With GS Data Latch Input




9.3 System Examples



(1) The output operating voltage range is from 0 V to VCC.





(1) The output operating voltage range is from 0 V to VCC.

Figure 39. Typical Application Circuit Example (Direct Power Supplying V_{CC} = 3 V to 5.5 V, V_{LED} = 15 V)



10 Power Supply Recommendations

The V_{CC} power supply voltage should be decoupled by placing a 0.1-uF ceramic capacitor close to VCC pin and GND plane. Depending on panel size, several electrolytic capacitors must be placed on board equally distributed to get a well regulated LED supply voltage (V_{LED}). V_{LED} voltage ripple should be less than 5% of its nominal value.

11 Layout

11.1 Layout Guidelines

- 1. Place the decoupling capacitor near the VCC pin and GND plane.
- 2. Route the GND pattern as widely as possible for large GND currents.
- 3. Connecting wire between the chained ICs should be as short as possible to reduce wire inductance.

11.2 Layout Example




Figure 40. Layout Example



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC5971PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC5971	Samples
TLC5971PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC5971	Samples
TLC5971RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC 5971	Samples
TLC5971RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC 5971	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC5971PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TLC5971RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLC5971RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC5971PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0
TLC5971RGER	VQFN	RGE	24	3000	356.0	356.0	35.0
TLC5971RGET	VQFN	RGE	24	250	210.0	185.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLC5971PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




RGE0024H

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGE0024H

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




RGE0024H

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



PWP (R-PDSO-G20)

PowerPAD[™] PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G20) PowerPAD[™] SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

Α.

B. This drawing is subject to change without notice.

All linear dimensions are in millimeters.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




PACKAGE OUTLINE

PWP0020U

PowerPAD [™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. Reference JEDEC registration MO-153.
- 5. Features may differ and may not be present.




PWP0020U

EXAMPLE BOARD LAYOUT

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




PWP0020U

EXAMPLE STENCIL DESIGN

PowerPAD [™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated