www.ti.com

SCDS156B - OCTOBER 2003-REVISED JULY 2012

20-BIT FET BUS SWITCH 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER


Check for Samples: SN74CB3T16210

FEATURES

- Member of the Texas Instruments Widebus™ Family
- **Output Voltage Translation Tracks V_{CC}**
- **Supports Mixed-Mode Signal Operation on All** Data I/O Ports
 - 5-V Input Down to 3.3-V Output Level Shift With 3.3-V V_{CC}
 - 5-V/3.3-V Input Down to 2.5-V Output Level Shift With 2.5-V V_{CC}
- 5-V-Tolerant I/Os With Device Powered Up or **Powered Down**
- **Bidirectional Data Flow With Near-Zero** Propagation Delay
- Low ON-State Resistance (ron) Characteristics $(r_{on} = 5 \Omega Typ)$
- Low Input/Output Capacitance Minimizes Loading ($C_{io(OFF)} = 5 pF Typ$)
- **Data and Control Inputs Provide Undershoot Clamp Diodes**
- **Low Power Consumption** $(I_{CC} = 40 \mu A Max)$
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Performance Tested Per JESD 22**
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

- Supports Digital Applications: Level Translation, PCI Interface, USB Interface, Memory Interleaving, and Bus Isolation
- Ideal for Low-Power Portable Equipment

DGG OR DGV PACKAGE (TOP VIEW)



NC - No internal connection

DESCRIPTION/ORDERING INFORMATION

The SN74CB3T16210 is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V_{CC}. The SN74CB3T16210 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74CB3T16210 is organized as two 10-bit bus switches with separate ouput-enable ($\overline{10E}$, $\overline{20E}$) inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When $\overline{0E}$ is low, the associated 10-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When $\overline{0E}$ is high, the associated 10-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


ORDERING INFORMATION

T _A	PACKAGE	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74CB3T16210DGGR	CB3T16210
-40°C 10 85°C	TVSOP - DGV	Tape and reel	SN74CB3T16210DGVR	KR210

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (EACH 10-BIT BUS SWITCH)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect




If the input high voltage (V_{IH}) level is greater than or equal to V_{CC} + 1 V, and less than or equal to 5.5 V, the output high voltage (V_{OH}) level will be equal to approximately the V_{CC} voltage level.

Figure 1. Typical DC Voltage Translation Characteristics



GQL PACKAGE (TOP VIEW)




TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1A2	1A1	NC	1 OE	2 OE	1B1
В	1A5	1A4	1A3	1B2	1B3	1B4
С	NC	GND	1A6	1B5	1B6	NC
D	1A8	NC	1A7 NC		1B7	1B8
E	1A10	1A9			1B9	1B10
F	2A1	2A2			2B2	2B1
G	V_{CC}	GND	2A3	GND	2B4	2B3
Н	NC	NC	2A4	2B5	NC	NC
J	2A5	2A6	2A7	2B7	2B6	2B5
K	2A8	2A9	2A10	2B10	2B9	2B8


(1) NC - No internal connection

LOGIC DIAGRAM (POSITIVE LOGIC)





SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



- (1) Gate voltage (V_G) is equal to approximately V_{CC} + V_T when the switch is ON and V_I > V_{CC} + V_T.
- (2) EN is the internal enable signal applied to the switch.

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
V _{IN}	Control input voltage range ^{(2) (3)}	Control input voltage range (2) (3)		7	V
V _{I/O}	Switch I/O voltage range ^{(2) (3) (4)}		-0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0		-50	mA
I/OK	I/O port clamp current	V _{I/O} < 0		-50	mA
10	ON-state switch current ⁽⁵⁾			±128	mA
	Continuous current through V _{CC} or GND			±100	mA
`	Deal (6)	DGG package		70	00.004
θ _{JA} Packag	Package thermal impedance (6)	DGV package		58	°C/W
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

www.ti.com

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2.3	3.6	V
V	High lavel control in a trade as	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	5.5	
V _{IH}	High-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	5.5	V
.,	Lava lavada sastral Parada salta na	V _{CC} = 2.3 V to 2.7 V	0	0.7	
V_{IL}	Low-level control input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0	0.8	V
V _{I/O}	Data input/output voltage	·	0	5.5	V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics(1)

DAI		TEGT COMPLETION		T _A = -	-40°C TO	0°C TO 85°C		
PAI	RAMETER	TEST CONDITION	NS	MIN	TYP ⁽²⁾	MAX	UNIT	
V _{IK}		V _{CC} = 3 V, I _I = -18 mA				-1.2	V	
V _{OH}		See Figure 3 and Figure 4						
I _{IN}	Control inputs	V _{CC} = 3.6 V, V _{IN} = 3.6 V to 5.5 V or GND	V _{CC} = 3.6 V, V _{IN} = 3.6 V to 5.5 V or GND					
	*	V _{CC} = 3.6 V.	$V_{I} = V_{CC} - 0.7 \text{ V to } 5.5 \text{ V}$			±20		
Iı		Switch ON,	$V_{I} = 0.7 \text{ V to } V_{CC} - 0.7 \text{ V}$			-40	μΑ	
		$V_{IN} = V_{CC}$ or GND	V _I = 0 to 0.7 V			±5		
I _{OZ} (3)		FF, V _{IN} = V _{CC} or GND			±10	μΑ		
I _{off}		$V_{CC} = 0$, $V_{O} = 0$ to 5.5 V, $V_{I} = 0$,		10	μΑ			
1		$V_{CC} = 3.6 \text{ V}, I_{I/O} = 0,$	$V_I = V_{CC}$ or GND		40		μA	
I _{CC}		Switch ON or OFF, $V_{IN} = V_{CC}$ or GND	$V_1 = 5.5 \text{ V}$			40		
ΔI _{CC} (4)	Control inputs	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V,	Other inputs at V _{CC} or GND			300	μΑ	
C _{in}	Control inputs	$V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}$			4		pF	
C _{io(OFF)}		$V_{CC} = 3.3 \text{ V}, V_{I/O} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or GND, Swit}$	ch OFF, V _{IN} = V _{CC} or GND		5		pF	
		V 22 V Contab ON V V at CND	V _{I/O} = 5.5 V or 3.3 V		5			
$C_{io(ON)}$ $V_{CC} = 3.3 \text{ V, Switch OI}$		$V_{CC} = 3.3 \text{ V}$, Switch ON, $V_{IN} = V_{CC}$ or GND	$V_{I/O} = GND$		13		pF	
		V 22 V TVD et V 25 V V 2	I _O = 24 mA		5	9.5	5	
" (5)		$V_{CC} = 2.3 \text{ V}$, TYP at $V_{CC} = 2.5 \text{ V}$, $V_{I} = 0$	I _O = 16 mA		5	9.5	Ω	
r _{on} (5)		V _{CC} = 3 V, V _I = 0	I _O = 64 mA		5	8.5		
		$VCC = 3 V, V_1 = 0$	I _O = 32 mA		5	8.5		

- V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins. All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$. For I/O ports, the parameter I_{OZ} includes the input leakage current. This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND. Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

Copyright © 2003-2012, Texas Instruments Incorporated

Submit Documentation Feedback



Switching Characteristics


for $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} = : ± 0.3	UNIT	
	(INPUT)	(001F01)	MIN	MAX	MIN	MAX	
t _{pd} ⁽¹⁾	A or B	B or A		0.15		0.25	ns
t _{en}	ŌĒ	A or B	1	12	1	10	ns
t _{dis}	ŌĒ	A or B	1	7.5	1	8.5	ns


⁽¹⁾ The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



PARAMETER MEASUREMENT INFORMATION



TEST	V _{CC}	S1	R_{L}	VI	CL	V_{Δ}
t _{pd(s)}	$ 2.5 \ V \pm 0.2 \ V $	Open Open	500 Ω 500 Ω	3.6 V or GND 5.5 V or GND	30 pF 50 pF	
t _{PLZ} /t _{PZL}	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	2 × V _{CC} 2 × V _{CC}	500 Ω 500 Ω	GND GND	30 pF 50 pF	0.15 V 0.3 V
t _{PHZ} /t _{PZH}	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	Open Open	500 Ω 500 Ω	3.6 V 5.5 V	30 pF 50 pF	0.15 V 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd(s)}. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Test Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS





Figure 3. Data Output Voltage vs Data Input Voltage




TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE HIGH vs SUPPLY VOLTAGE



OUTPUT VOLTAGE HIGH vs SUPPLY VOLTAGE



OUTPUT VOLTAGE HIGH vs SUPPLY VOLTAGE





Figure 4. V_{OH} Values





REVISION HISTORY

Cł	nanges from Revision A (March 2005) to Revision B	Pag	j€
•	Updated graphic note and picture in figure 1.		2





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74CB3T16210DGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16210	Samples
SN74CB3T16210DGG	PREVIEW	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16210	
SN74CB3T16210DGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB3T16210	Samples
SN74CB3T16210DGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	KR210	Samples
SN74CB3T16210DL	PREVIEW	SSOP	DL	48	25	TBD	Call TI	Call TI	-40 to 85		
SN74CB3T16210DLR	PREVIEW	SSOP	DL	48	1000	TBD	Call TI	Call TI	-40 to 85		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74CB3T16210:

Automotive: SN74CB3T16210-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3T16210DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74CB3T16210DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CB3T16210DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74CB3T16210DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated