



PRELIMINARY

CY7C1021V**64K x 16 Static RAM****Features**

- 3.3V operation (3.0V–3.6V)
- High speed
— $t_{AA} = 10/12/15$ ns
- CMOS for optimum speed/power
- Low active power (L version)
—540 mW (max.)
- Low CMOS Standby Power (L version)
—1.08 mW (max.)
- Automatic power-down when deselected
- Independent Control of Upper and Lower bits
- Available in 44-pin TSOP II and 400-mil SOJ

Functional Description


The CY7C1021V is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking chip enable (CE) and write enable (WE) inputs LOW. If byte low enable (BLE) is LOW, then data from I/O pins (I/O₁ through I/O₈) is written into the location specified on the address pins (A₀ through A₁₅). If byte high enable (BHE) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A₀ through A₁₅).

Reading from the device is accomplished by taking chip enable (CE) and output enable (OE) LOW while forcing the write enable (WE) HIGH. If byte low enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₁ to I/O₈. If byte high enable (BHE) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this datasheet for a complete description of read and write modes.

The input/output pins (I/O₁ through I/O₁₆) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1021V is available in 400-mil-wide SOJ and standard 44-pin TSOP Type II packages.

Logic Block Diagram**Pin Configuration**SOJ / TSOP II
Top View

A ₄	1	44	A ₅
A ₃	2	43	A ₆
A ₂	3	42	A ₇
A ₁	4	41	OE
A ₀	5	40	BHE
CE	6	39	BLE
I/O ₁	7	38	I/O ₁₆
I/O ₂	8	37	I/O ₁₅
I/O ₃	9	36	I/O ₁₄
I/O ₄	10	35	I/O ₁₃
VCC	11	34	V _{SS}
VSS	12	33	V _{CC}
I/O ₅	13	32	I/O ₁₂
I/O ₆	14	31	I/O ₁₁
I/O ₇	15	30	I/O ₁₀
I/O ₈	16	29	I/O ₉
WE	17	28	NC
A ₁₅	18	27	A ₈
A ₁₄	19	26	A ₉
A ₁₃	20	25	A ₁₀
A ₁₂	21	24	A ₁₁
NC	22	23	NC

1021V-2

Selection Guide

		7C1021V-10	7C1021V-12	7C1021V-15
Maximum Access Time (ns)		10	12	15
Maximum Operating Current (mA)	Commercial	210	200	190
		L 160	150	140
Maximum CMOS Standby Current (mA)	Commercial	5	5	5
		L 0.300	0.300	0.300

Shaded areas contain advance information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied -55°C to $+125^{\circ}\text{C}$

Supply Voltage on V_{CC} to Relative GND^[1] -0.5V to $+4.6\text{V}$

DC Voltage Applied to Outputs
in High Z State^[1] -0.5V to $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage^[1] -0.5V to $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) 20 mA

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-Up Current >200 mA

Operating Range

Range	Ambient Temperature ^[2]	V_{CC}
Commercial	0°C to $+70^{\circ}\text{C}$	$3.3\text{V} \pm 10\%$
Industrial	-40°C to $+85^{\circ}\text{C}$	$3.3\text{V} \pm 10\%$

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	7C1021V-10		7C1021V-12		7C1021V-15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
V_{OH}	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$, $I_{\text{OH}} = -4.0\text{ mA}$	2.4		2.4		2.4		V
V_{OL}	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$, $I_{\text{OL}} = 8.0\text{ mA}$		0.4		0.4		0.4	V
V_{IH}	Input HIGH Voltage		2.0	$V_{\text{CC}} + 0.3\text{V}$	2.0	$V_{\text{CC}} + 0.3\text{V}$	2.0	$V_{\text{CC}} + 0.3\text{V}$	V
V_{IL}	Input LOW Voltage ^[1]		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I_{IX}	Input Load Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-1	+1	-1	+1	-1	+1	μA
I_{OZ}	Output Leakage Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$, Output Disabled	-2	+2	-2	+2	-2	+2	μA
I_{CC}	V_{CC} Operating Supply Current	$V_{\text{CC}} = \text{Max.}$, $I_{\text{OUT}} = 0\text{ mA}$, $f = f_{\text{MAX}} = 1/t_{\text{RC}}$	L	210		200		190	mA
				160		150		140	mA
I_{SB1}	Automatic CE Power-Down Current — TTL Inputs	$\text{Max. } V_{\text{CC}}, \overline{\text{CE}} \geq V_{\text{IH}}$ $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}, f = f_{\text{MAX}}$		40		40		40	mA
I_{SB2}	Automatic CE Power-Down Current — CMOS Inputs	$\text{Max. } V_{\text{CC}},$ $\overline{\text{CE}} \geq V_{\text{CC}} - 0.3\text{V},$ $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V},$ or $V_{\text{IN}} \leq 0.3\text{V}, f=0$	L	5		5		5	μA
				300		300		300	


Shaded areas contain advance information.

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^{\circ}\text{C}, f = 1\text{ MHz}$,	6	pF
C_{OUT}	Output Capacitance		8	pF

Notes:

1. $V_{\text{L}}(\text{min.}) = -2.0\text{V}$ for pulse durations of less than 20 ns.
2. T_A is the "instant on" case temperature.
3. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms

Switching Characteristics^[4] Over the Operating Range

Parameter	Description	7C1021V-10		7C1021V-12		7C1021V-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t_{RC}	Read Cycle Time	10		12		15		ns
t_{AA}	Address to Data Valid		10		12		15	ns
t_{OHA}	Data Hold from Address Change	3		3		3		ns
t_{ACE}	\overline{CE} LOW to Data Valid		10		12		15	ns
t_{DOE}	\overline{OE} LOW to Data Valid		5		6		7	ns
t_{LZOE}	\overline{OE} LOW to Low Z	0		0		0		ns
t_{HZOE}	\overline{OE} HIGH to High Z ^[5, 6]		5		6		7	ns
t_{LZCE}	\overline{CE} LOW to Low Z ^[6]	3		3		3		ns
t_{HZCE}	\overline{CE} HIGH to High Z ^[5, 6]		5		6		7	ns
t_{PU}	\overline{CE} LOW to Power-Up	0		0		0		ns
t_{PD}	\overline{CE} HIGH to Power-Down		12		12		15	ns
t_{DBE}	Byte enable to Data Valid		5		6		7	ns
t_{LZBE}	Byte enable to Low Z	0		0		0		ns
t_{HZBE}	Byte disable to High Z		5		6		7	ns
WRITE CYCLE^[7]								
t_{WC}	Write Cycle Time	10		12		15		ns
t_{SCE}	\overline{CE} LOW to Write End	8		8		10		ns
t_{AW}	Address Set-Up to Write End	7		8		10		ns
t_{HA}	Address Hold from Write End	0		0		0		ns
t_{SA}	Address Set-Up to Write Start	0		0		0		ns
t_{PWE}	WE Pulse Width	7		8		10		ns
t_{SD}	Data Set-Up to Write End	5		6		8		ns
t_{HD}	Data Hold from Write End	0		0		0		ns
t_{LZWE}	WE HIGH to Low Z ^[6]	3		3		3		ns
t_{HZWE}	WE LOW to High Z ^[5, 6]		5		6		7	ns
t_{BW}	Byte enable to end of write	7		8		9		ns


Shaded areas contain advance information

Notes:


4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
5. t_{HZOE} , t_{HZBE} , t_{LZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage.
6. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
7. The internal write time of the memory is defined by the overlap of \overline{CE} LOW, WE LOW and BHE / BLE LOW. \overline{CE} , WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

Data Retention Characteristics Over the Operating Range (L version only)

Parameter	Description		Conditions ^[10]	Min.	Max.	Unit
V_{DR}	V_{CC} for Data Retention			2.0		V
I_{CCDR}	Data Retention Current	Com'l	$V_{CC} = V_{DR} = 2.0V$, $\overline{CE} \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$		100	μA
t_{CDR} ^[8]	Chip Deselect to Data Retention Time			0		ns
t_R ^[9]	Operation Recovery Time			t_{RC}		ns

Data Retention Waveform




1021V-5

Switching Waveforms
Read Cycle No.1^[11, 12]




1021V-6

Notes:

8. Tested initially and after any design or process changes that may affect these parameters.
9. $t_r \leq 3$ ns for the -12 and -15 speeds. $t_r \leq 5$ ns for the -20 and slower speeds.
10. No input may exceed $V_{CC} + 0.5V$.
11. Device is continuously selected. \overline{OE} , \overline{CE} , BHE and/or $\overline{BHE} = V_L$
12. WE is HIGH for read cycle.

Switching Waveforms (continued)
Read Cycle No.2 (\overline{OE} Controlled) [12, 13]

Write Cycle No. 1 (\overline{CE} Controlled) [14, 15]

Notes:

13. Address valid prior to or coincident with \overline{OE} transition LOW.
14. Data I/O is high impedance if \overline{OE} or BHE and/or $BLE = V_{IH}$.
15. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 (BLE or BHE Controlled)

Write Cycle No. 3 (WE Controlled, OE LOW)



**Truth Table**

CE	OE	WE	BLE	BHE	I/O ₁ -I/O ₈	I/O ₉ -I/O ₁₆	Mode	Power
H	X	X	X	X	High Z	High Z	Power-Down	Standby (I _{SB})
L	L	H	L	L	Data Out	Data Out	Read - All bits	Active (I _{CC})
			L	H	Data Out	High Z	Read - Lower bits only	Active (I _{CC})
			H	L	High Z	Data Out	Read - Upper bits only	Active (I _{CC})
L	X	L	L	L	Data In	Data In	Write - All bits	Active (I _{CC})
			L	H	Data In	High Z	Write - Lower bits only	Active (I _{CC})
			H	L	High Z	Data In	Write - Upper bits only	Active (I _{CC})
L	H	H	X	X	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})
L	X	X	H	H	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1021V33-10VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1021V33L-10VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1021V33-10ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C10201V33L-10ZC	Z44	44-Lead TSOP Type II	Commercial
12	CY7C1021V33-12VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1021V33L-12VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1021V33-12ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1021V33L-12ZC	Z44	44-Lead TSOP Type II	Commercial
15	CY7C1021V33-15VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1021V33L-15VC	V34	44-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1021V33-15ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1021V33L-15ZC	Z44	44-Lead TSOP Type II	Commercial
	CY7C1021V33-15ZI	Z44	44-Lead TSOP Type II	Industrial

Document #: 38-00543-A

Package Diagrams
44-Lead (400-Mil) Molded SOJ V34

44-Pin TSOP II Z44
