

# **XRT75L06**

#### SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

MARCH 2004 REV. 1.0.3

#### **GENERAL DESCRIPTION**

The XRT75L06 is a six channel fully integrated Line Interface Unit (LIU) for E3/DS3/STS-1 applications. The LIU incorporates 6 independent Receivers, Transmitters and Jitter Attenuators in a single 217 Lead BGA package.

Each channel of the XRT75L06 can be independently configured to operate in E3 (34.368 MHz), DS3 (44.736 MHz) or STS-1 (51.84 MHz). Each transmitter can be turned off and tri-stated for redundancy support or for conserving power.

The XRT75L06's differential receiver provides high noise interference margin and is able to receive data over 1000 feet of cable or with up to 12 dB of cable attenuation.

The XRT75L06 incorporates an advanced crystalless jitter attenuator per channel that can be selected either in the transmit or receive path. The jitter

attenuator performance meets the ETSI TBR-24 and Bellcore GR-499 specifications.

The XRT75L06 provides a Parallel Microprocessor Interface for programming and control.

The XRT75L06 supports analog, remote and digital loop-backs. The device also has a built-in Pseudo Random Binary Sequence (PRBS) generator and detector with the ability to insert and detect single bit error for diagnostic purposes.

## **APPLICATIONS**

- E3/DS3 Access Equipment
- DSLAMs
- Digital Cross Connect Systems
- CSU/DSU Equipment
- Routers
- Fiber Optic Terminals




FIGURE 1. BLOCK DIAGRAM OF THE XRT 75L06

# ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT75L06IB	217 Lead BGA	-40°C to +85°C

# **X** EXAR

## **FEATURES**

#### **RECEIVER**

- On chip Clock and Data Recovery circuit for high input jitter tolerance
- Meets E3/DS3/STS-1 Jitter Tolerance Requirement
- Detects and Clears LOS as per G.775
- Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation
- On chip B3ZS/HDB3 encoder and decoder that can be either enabled or disabled
- On-chip clock synthesizer provides the appropriate rate clock from a single 12.288 MHz Clock
- Provides low jitter output clock

#### **TRANSMITTER**

- Compliant with Bellcore GR-499, GR-253 and ANSI T1.102 Specification for transmit pulse
- Tri-state Transmit output capability for redundancy applications
- Each Transmitter can be turned on or off

#### JITTER ATTENUATOR

- On chip advanced crystal-less Jitter Attenuator for each channel
- Jitter Attenuator can be selected in Receive, Transmit path, or disabled
- Meets ETSI TBR 24 Jitter Transfer Requirements
- Compliant with jitter transfer template outlined in ITU G.751, G.752, G.755 and GR-499-CORE,1995 standards
- 16 or 32 bits selectable FIFO size

#### **CONTROL AND DIAGNOSTICS**

- Parallel Microprocessor Interface for control and configuration
- Supports optional internal Transmit driver monitoring
- Each channel supports Analog, Remote and Digital Loop-backs
- Single 3.3 V ± 5% power supply

- 5 V Tolerant digital inputs
- Available in 217 pin BGA Package
- 40°C to 85°C Industrial Temperature Range

#### TRANSMIT INTERFACE CHARACTERISTICS


- Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal to the line
- Integrated Pulse Shaping Circuit
- Built-in B3ZS/HDB3 Encoder (which can be disabled)
- Accepts Transmit Clock with duty cycle of 30%-70%
- Generates pulses that comply with the ITU-T G.703 pulse template for E3 applications
- Generates pulses that comply with the DSX-3 pulse template, as specified in Bellcore GR-499-CORE and ANSI T1.102\_1993
- Generates pulses that comply with the STSX-1 pulse template, as specified in Bellcore GR-253-CORE
- Transmitter can be turned off in order to support redundancy designs

# RECEIVE INTERFACE CHARACTERISTICS

- Integrated Adaptive Receive Equalization (optional) for optimal Clock and Data Recovery
- Declares and Clears the LOS defect per ITU-T G.775 requirements for E3 and DS3 applications
- Meets Jitter Tolerance Requirements, as specified in ITU-T G.823\_1993 for E3 Applications
- Meets Jitter Tolerance Requirements, as specified in Bellcore GR-499-CORE for DS3 Applications
- Declares Loss of Lock (LOL) Alarm
- Built-in B3ZS/HDB3 Decoder (which can be disabled)
- Recovered Data can be muted while the LOS Condition is declared
- Outputs either Single-Rail or Dual-Rail data to the Terminal Equipment



FIGURE 2. XRT75L06 IN BGA PACKAGE (BOTTOM VIEW)





# REV. 1.0.3

# **TABLE OF CONTENTS**

GENERAL DESCRIPTION	
Applications	1
Figure 1. Block Diagram of the XRT 75L06	1
ORDERING INFORMATION	. 1
FEATURES	
Transmit Interface Characteristics	2
Receive Interface Characteristics	
Figure 2. XRT75L06 in BGA package (Bottom View)	3
PIN DESCRIPTIONS (BY FUNCTION)	4
Transmit Interface	
Receive Interface	
CLOCK INTERFACE	
CONTROL AND ALARM INTERFACE	
Analog Power and Ground	
DIGITAL POWER AND GROUND	
1.0 clock Synthesizer	
1.1 CLOCK DISTRIBUTION	
Figure 4. Clock Distribution Congifured in E3 Mode Without Using SFM	16
Figure 3. Simplified Block Diagram of the Input Clock Circuitry Driving the Microprocessor	
2.0 The Receiver Section	
Figure 5. Receive Path Block Diagram	17
2.1 Receive Line Interface	
Figure 6. Receive Line InterfaceConnection	17
2.2 Adaptive Gain Control (AGC)	
2.3 Receive Equalizer	
Figure 7. ACG/Equalizer Blcok Diagram	
2.3.1 Recommendations for Equalizer Settings	
2.4 CLOCK AND DATA RECOVERY	
2.4.1 Data/Clock Recovery Mode	
2.4.2 Training Mode	
2.5.1 DS3/STS-1 LOS Condition	
2.5.2 Disabling ALOS/DLOS Detection	
Table 1: The ALOS (Analog LOS) Declaration and Clearance Thresholds for a given setting of	
LOSTHR AND REQEN (DS3 AND STS-1 APPLICATIONS)	19
2.5.3 E3 LOS Condition:	
Figure 8. Loss Of Signal Definition for E3 as per ITU-T G.775	
Figure 9. Loss of Signal Definition for E3 as per ITU-T G.775.	
2.5.4 Interference Tolerance	
Figure 10. Interference Margin Test Set up for DS3/STS-1	21
Figure 11. Interference Margin Test Set up for E3.	21
Table 2: Interference Margin Test Results	22
2.5.5 Muting the Recovered Data with LOS condition:	23
2.6 B3ZS/HDB3 Decoder	
Figure 12. Receiver Data output and code violation timing	
3.0 The Transmitter Section	
Figure 13. Transmit Path Block Diagram	
3.1 Transmit Digital Input Interface	
Figure 14. Typical interface between terminal equipment and the XRT75L06 (dual-rail data)	
Figure 15. Transmitter Terminal Input Timing	
Figure 16. Single-Rail or NRZ Data Format (Encoder and Decoder are Enabled)	
3.2 TRANSMIT CLOCK	
3.3 B3ZS/HDB3 Encoder	26



# SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

REV. 1.0.3

3.3.1 B3ZS Encoding	
3.3.2 HDB3 Encoding  Figure 17. Dual-Rail Data Format (encoder and decoder are disabled)	
Figure 18. B3ZS Encoding Format	
3.4 Transmit Pulse Shaper	
Figure 20. Transmit Pulse Shape Test Circuit	
3.4.1 Guidelines for using Transmit Build Out Circuit	
Figure 19. HDB3 Encoding Format	
3.5 E3 LINE SIDE PARAMETERS	
Figure 21. Pulse Mask for E3 (34.368 mbits/s) interface as per itu-t G.703	28
TABLE 3: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS	29
Figure 22. Bellcore GR-253 CORE Transmit Output Pulse Template for SONET STS-1 Applications	30
Table 4: STS-1 Pulse Mask Equations	
Table 5: STS-1 Transmitter Line Side Output and Receiver Line Side Input Specifications (GR-253) .	
Figure 23. Transmit Ouput Pulse Template for DS3 as per Bellcore GR-499	
Table 7: DS3 Transmitter Line Side Output and Receiver Line Side Input Specifications (GR-499)	
Table 6: DS3 Pulse Mask Equations	
3.6 Transmit Drive Monitor	
3.7 Transmitter Section On/Off	
Figure 24. Transmit Driver Monitor set-up.	
4.0 Jitter	_
4.1 JITTER TOLERANCE	
4.1.1 DS3/STS-1 Jitter Tolerance Requirements Figure 25. Jitter Tolerance Measurements	
4.1.2 E3 Jitter Tolerance Requirements	
Figure 26. Input Jitter Tolerance For DS3/STS-1	
Figure 27. Input Jitter Tolerance for E3	
4.2 JITTER TRANSFER	
4.3 JITTER ATTENUATOR	
Table 8: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE)	36
Table 9: Jitter Transfer Specification/References	
4.3.1 Jitter Generation	. 37
Table 10: Jitter Transfer Pass Masks	37
Figure 28. Jitter Transfer Requirements and Jitter Attenuator Performance	37
5.0 Diagnostic Features	
5.1 PRBS GENERATOR AND DETECTOR	
Figure 29. PRBS MODE	
5.2 LOOPBACKS	
5.2.1 ANALOG LOOPBACK	
Figure 30. Analog Loopback	
5.2.2 DIGITAL LOOPBACK	
Figure 31. Digital Loopback	
Figure 32. Remote Loopback	
5.3 TRANSMIT ALL ONES (TAOS)	
Figure 33. Transmit All Ones (TAOS)	
6.0 Microprocessor interface Block	
Table 11: Selecting the Microprocessor Interface Mode	42
Figure 34. Simplified Block Diagram of the Microprocessor Interface Block	
6.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS	
Table 12: XRT75L06 Microprocessor Interface Signals	
6.2 ASYNCHRONOUS AND SYNCHRONOUS DESCRIPTION	
Table 13: Asynchronous Timing Specifications	
Figure 35. Asynchronous µP Interface Signals During Programmed I/O Read and Write Operations	
Figure 36. Synchronous µP Interface Signals During Programmed I/O Read and Write Operations	
TABLE 14: SYNCHRONOUS TIMING SPECIFICATIONS	





# REV. 1.0.3

Figure 37. Interrupt process	47
6.2.1 Hardware Reset:	48
TABLE 15: REGISTER MAP AND BIT NAMES	48
TABLE 16: REGISTER MAP DESCRIPTION - GLOBAL	49
TABLE 17: REGISTER MAP AND BIT NAMES - CHANNEL N REGISTERS (N = 0,1,2,3,4,5)	49
Table 18: Register Map Description - Channel n	
7.0 ELECTRICAL CHARACTERISTICS	56
TABLE 19: ABSOLUTE MAXIMUM RATINGS	
Table 20: DC Electrical Characteristics:	56
APPENDIX A	57
TABLE 21: TRANSFORMER RECOMMENDATIONS	57
Table 22: Transformer Details	
ORDERING INFORMATION	59
PACKAGE DIMENSIONS - 23 X 23 MM 217 LEAD BGA PACKAGE	59



# SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

# PIN DESCRIPTIONS (BY FUNCTION)

# TRANSMIT INTERFACE

LEAD#	SIGNAL NAME	Түре			DESCRI	PTION	
T15	TxON_0	I	Transmitter Ol	N Input - Cha	nnel 0:		
R16	TxON_1		Transmitter Ol	N Input - Cha	nnel 1:		
R15	TxON_2		Transmitter Ol	N Input - Cha	nnel 2:		
N14	TxON_3		Transmitter Ol	N Input - Cha	nnel 3:		
P14	TxON_4		Transmitter Ol	N Input - Cha	nnel 4:		
P13	TxON_5		Transmitter Ol	N Input - Cha	nnel 5:		
			These pins are	active only wl	nen the corres	ponding TxON bits are set.	
			Table below sh pin settings.	ows the statu	s of the trans	mitter based on theTxON bit and T	xON
				Bit	Pin	Transmitter Status	
				0	0	OFF	
				0	1	OFF	
				1	0	OFF	
				1	1	ON	
			when to 2. When stated.	he TxON_n bi Transmitters a	its in the chan	control the TTIP and TRING outputs nel register are set . the TTIP and TRING outputs are Tri	·
E3	TxCLK_0	I	Transmit Cloc	k Input for TF	POS and TNE	G - Channel 0:	
M3	TxCLK_1		Transmit Cloc	k Input for TF	POS and TNE	G - Channel 1:	
F15	TxCLK_2		Transmit Cloc	k Input for TF	POS and TNE	G - Channel 2:	
P16	TxCLK_3		Transmit Cloc	k Input for TF	POS and TNE	G - Channel 3:	
G3	TxCLK_4		Transmit Cloc	k Input for TF	POS and TNE	G - Channel 4:	
H15	TxCLK_5		Transmit Cloc	k Input for TF	POS and TNE	G - Channel 5:	
			The frequency The duty cycle			must be of nominal bit rate $\pm$ 20 $\mu$	opm.
			By default, inpu	ut data is sam	oled on the fal	ling edge of TxCLK.	



REV. 1.0.3

# TRANSMIT INTERFACE

LEAD#	SIGNAL NAME	Түре	DESCRIPTION
F2	TNEG_0	I	Transmit Negative Data Input - Channel 0:
P2	TNEG_1		Transmit Negative Data Input - Channel 1:
G15	TNEG_2		Transmit Negative Data Input - Channel 2:
R17	TNEG_3		Transmit Negative Data Input - Channel 3:
H3	TNEG_4		Transmit Negative Data Input - Channel 4:
K15	TNEG_5		Transmit Negative Data Input - Channel 5:
			In Dual-rail mode, these pins are sampled on the falling or rising edge of TxCLK_n .
			Notes:
			<ol> <li>These input pins are ignored and must be grounded if the Transmitter Section is configured to accept Single-Rail data from the Terminal Equipment.</li> </ol>
F3	TPOS_0	I	Transmit Positive Data Input - Channel 0:
N3	TPOS_1		Transmit Positive Data Input - Channel 1:
F16	TPOS_2		Transmit Positive Data Input - Channel 2:
P15	TPOS_3		Transmit Positive Data Input - Channel 3:
G2	TPOS_4		Transmit Positive Data Input - Channel 4:
J15	TPOS_5		Transmit Positive Data Input - Channel 5:
			By default sampled on the falling edge of TxCLK.
D1	TTIP_0	0	Transmit TTIP Output - Channel 0:
N1	TTIP_1		Transmit TTIP Output - Channel 1:
D17	TTIP_2		Transmit TTIP Output - Channel 2:
N17	TTIP_3		Transmit TTIP Output - Channel 3:
H1	TTIP_4		Transmit TTIP Output - Channel 4:
H17	TTIP_5		Transmit TTIP Output - Channel 5:
			These pins along with TRING transmit bipolar signals to the line using a 1:1 transformer.
E1	TRING_0	0	Transmit Ring Output - Channel 0:
M1	TRING_1		Transmit Ring Output - Channel 1:
E17	TRING_2		Transmit Ring Output - Channel 2:
M17	TRING_3		Transmit Ring Output - Channel 3:
J1	TRING_4		Transmit Ring Output - Channel 4:
J17	TRING_5		Transmit Ring Output - Channel 5:
			These pins along with TTIP transmit bipolar signals to the line using a 1:1 transformer.





# **RECEIVE INTERFACE**

LEAD#	SIGNAL NAME	Түре	DESCRIPTION
A2	RxCLK_0	0	Receive Clock Output - Channel 0:
U2	RXCLK_1		Receive Clock Output - Channel 1:
A17	RxCLK_2		Receive Clock Output - Channel 2:
U17	RxCLK_3		Receive Clock Output - Channel 3:
D8	RxCLK_4		Receive Clock Output - Channel 4:
P8	RxCLK_5		Receive Clock Output - Channel 5:
			By default, RPOS and RNEG data sampled on the rising edge RxCLK
			Set the RxCLKINV bit to sample RPOS/RNEG data on the falling edge of RxCLK
A1	RPOS_0	0	Receive Positive Data Output - Channel 0:
U1	RPOS_1		Receive Positive Data Output - Channel 1:
A16	RPOS_2		Receive Positive Data Output - Channel 2:
U16	RPOS_3		Receive Positive Data Output - Channel 3:
D9	RPOS_4		Receive Positive Data Output - Channel 4:
P9	RPOS_5		Receive Positive Data Output - Channel 5:
			<b>NOTE:</b> If the B3ZS/HDB3 Decoder is enabled in Single-rail mode, then the zero suppression patterns in the incoming line signal (such as: "00V", "000V", "B0V", "B00V") are removed and replaced with '0'.
B2	RNEG_0/	0	Receive Negative Data Output/Line Code Violation Indicator - Channel 0:
	LCV_0		Receive Negative Data Output/Line Code Violation Indicator - Channel 1:
T2	RNEG_1/		Receive Negative Data Output/Line Code Violation Indicator - Channel 2:
	LCV_1 RNEG_2/		Receive Negative Data Output/Line Code Violation Indicator - Channel 3:
B16	LCV_2		Receive Negative Data Output/Line Code Violation Indicator - Channel 4:
	RNEG_3/		Receive Negative Data Output/Line Code Violation Indicator - Channel 5:
T16	LCV_3		In Dual Rail mode, a negative pulse is output through RNEG.
D10	RNEG_4/		Line Code Violation Indicator - Channel n:
	LCV_4		If configured in Single Rail mode then Line Code Violation will be output.
P10	RNEG_5/ LCV_5		
A5	RRING_0	I	Receive Input - Channel 0:
U5	RRING_1		Receive Input - Channel 1:
A14	RRING_2		Receive Input - Channel 2:
U14	RRING_3		Receive Input - Channel 3:
A9	RRING_4		Receive Input - Channel 4:
U9	RRING_5		Receive Input - Channel 5:
			These pins along with RTIP receive the bipolar line signal from the remote DS3/E3/STS-1 Terminal.

# **XRT75L06**





REV. 1.0.3

# **RECEIVE INTERFACE**

LEAD#	SIGNAL NAME	Түре	DESCRIPTION
A6	RTIP_0	I	Receive Input - Channel 0:
U6	RTIP_1		Receive Input - Channel 1:
A13	RTIP_2		Receive Input - Channel 2:
U13	RTIP_3		Receive Input - Channel 3:
A10	RTIP_4		Receive Input - Channel 4:
U10	RTIP_5		Receive Input - Channel 5:
			These pins along with RRING receive the bipolar line signal from the Remote DS3/E3/STS-1 Terminal.



# SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

# **CLOCK INTERFACE**

LEAD#	SIGNAL NAME	Түре	DESCRIPTION
E15	E3CLK	I	E3 Clock Input (34.368 MHz ± 20 ppm):
			If any of the channels is configured in E3 mode, a reference clock 34.368 MHz is applied on this pin.
			Note: In single frequency mode, this reference clock is not required.
G16	DS3CLK	I	DS3 Clock Input (44.736 MHz ± 20 ppm):
			If any of the channels is configured in DS3 mode, a reference clock 44.736 MHz. is applied on this pin.
			<b>Note:</b> In single frequency mode, this reference clock is not required.
C16	STS-1CLK/	ı	STS-1 Clock Input (51.84 MHz ± 20 ppm):
	12M		If any of the channels is configured in STS-1 mode, a reference clock 51.84 MHz is applied on this pin
			In Single Frequency Mode, a reference clock of 12.288 MHz $\pm$ 20 ppm is connected to this pin and the internal clock synthesizer generates the appropriate clock frequencies based on the configuration of the channels in E3, DS3 or STS-1 modes.
L15	SFM_EN	ı	Single Frequency Mode Enable:
			Tie this pin "High" to enable the Single Frequency Mode. A reference clock of 12.288 MHz $\pm$ 20 ppm is applied.
			In the Single Frequency Mode (SFM) a low jitter output clock is provided for each channel if the CLK_EN bit is set thus eliminating the need for a separate clock source for the framer.
			Tie this pin "Low" if single frequency mode is not selected. In this case, the appropriate reference clocks must be provided.
			Note: This pin is internally pulled down
B1	CLKOUT_0	0	Clock output for channel 0
T1	CLKOUT_1		Clock output for channel 1
B17	CLKOUT_2		Clock output for channel 2
T17	CLKOUT_3		Clock output for channel 3
D11	CLKOUT_4		Clock output for channel 4
P11	CLKOUT_5		Clock output for channel 5
			Low jitter clock output for each channel based on the mode selection (E3,DS3 or STS-1) if the CLKOUTEN_n bit is set in the control register.
			This eliminates the need for a separate clock source for the framer.
			Notes:
			The maximum drive capability for the clockouts is 16 mA.
			2. This clock out is available both in SFM and non-SFM modes.



REV. 1.0.3

# **CONTROL AND ALARM INTERFACE**

LEAD#	SIGNAL NAME	Түре	DESCRIPTION
B7	MRING_0	I	Monitor Ring Input - Channel 0:
R6	MRING_1		Monitor Ring Input - Channel 1:
C14	MRING_2		Monitor Ring Input - Channel 2:
R14	MRING_3		Monitor Ring Input - Channel 3:
C6	MRING_4		Monitor Ring Input - Channel 4:
D14	MRING_5		Monitor Ring Input - Channel 5:
			The bipolar line output signal from TRING_n is connected to this pin via a 270 $\Omega$ resistor to check for line driver failure.
			Note: This pin is internally pulled up.
B8	MTIP_0	I	Monitor Tip Input - Channel 0:
R7	MTIP_1		Monitor Tip Input - Channel 1:
C13	MTIP_2		Monitor Tip Input - Channel 2:
R13	MTIP_3		Monitor Tip Input - Channel 3:
C7	MTIP_4		Monitor Tip Input - Channel 4:
D13	MTIP_5		Monitor Tip Input - Channel 5:
			The bipolar line output signal from TTIP_n is connected to this pin via a 270-ohm resistor to check for line driver failure.
			Note: This pin is internally pulled up.
C5	DMO_0	0	Drive Monitor Output - Channel 0:
T4	DMO_1		Drive Monitor Output - Channel 1:
B12	DMO_2		Drive Monitor Output - Channel 2:
T12	DMO_3		Drive Monitor Output - Channel 3:
D5	DMO_4		Drive Monitor Output - Channel 4:
B15	DMO_5		Drive Monitor Output - Channel 5:
			If MTIP_n and MRING_n has no transition pulse for 128 $\pm$ 32 TxCLK_n cycles, DMO_n goes "High" to indicate the driver failure. DMO_n output stays "High" until the next AMI signal is detected.
C8	RLOS_0	0	Receive Loss of Signal - Channel 0:
T7	RLOS_1		Receive Loss of Signal - Channel 1:
C12	RLOS_2		Receive Loss of Signal - Channel 2:
T11	RLOS_3		Receive Loss of Signal - Channel 3:
B11	RLOS_4		Receive Loss of Signal - Channel 4:
R8	RLOS_5		Receive Loss of Signal - Channel 5:
	_		This output pin toggles "High" if the receiver has detected a Loss of Signal Condition.



# SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

# CONTROL AND ALARM INTERFACE

C9	RLOL_0	0	Receive Loss of Lock - Channel 0:
T8	RLOL_1		Receive Loss of Lock - Channel 1:
D12	RLOL_2		Receive Loss of Lock - Channel 2:
R11	RLOL_3		Receive Loss of Lock - Channel 3:
C11	RLOL_4		Receive Loss of Lock - Channel 4:
R9	RLOL_5		Receive Loss of Lock - Channel 5:
			This output pin toggles "High" if a Loss of Lock Condition is detected. LOL (Loss of Lock) condition occurs if the recovered clock frequency deviates from the Reference Clock frequency (available at either E3CLK or DS3CLK or STS-1CLK input pins) by more than 0.5%.
L16	RXA	****	External Resistor of 3.01K $\Omega$ ± 1%.
			Should be connected between RxA and RxB for internal bias.
K16	RXB	****	External Resistor of 3.01K Ω ±1%.
			Should be connected between RxA and RxB for internal bias.
P12	ĪCT	ı	In-Circuit Test Input:
			Setting this pin "Low" causes all digital and analog outputs to go into a high-impedance state to allow for in-circuit testing. For normal operation, tie this pin "High".
			Note: This pin is internally pulled up.
R12	TEST	****	Factory Test Pin
			Note: This pin must be connected to GND for normal operation.

# MICROPROCESSOR INTERFACE

LEAD#	SIGNAL NAME	Түре	DESCRIPTION
K3	CS	I	Chip Select
			Tie this "Low" to enable the communication with the Microprocessor Interface.
R1	PCLK	ı	Processor Clock Input
			To operate the Microprocessor Interface, appropriate clock frequency is provided through this pin. Maximum frequency is 66 Mhz.
K2	WR	I	Write Data :
			To write data into the registers, this active low signal is asserted.
L2	RD	I	Read Data:
			To read data from the registers, this active low pin is asserted.
J3	RESET	I	Register Reset:
			Setting this input pin "Low" resets the contents of the Command Registers to their default settings and default operating configuration
			Note: This pin is internally pulled up.
L3	PMODE	I	Processor Mode Select:
			When this pin is tied "High", the microprocessor is operating in synchronous mode which means that clock must be applied to the PCLK (pin 55).
			Tie this pin "Low" to select the Asynchronous mode. An internal clock is provided for the microprocessor interface.



REV. 1.0.3

# MICROPROCESSOR INTERFACE

LEAD#	SIGNAL NAME	Түре	DESCRIPTION
T3	RDY	0	Ready Acknowledge:
			<b>Note:</b> This pin must be connected to VDD via 3 k $\Omega$ ± 1% resistor.
U3	ĪNT	0	INTERRUPT Output:
			A transition to "Low" indicates that an interrupt has been generated. The interrupt function can be disabled by clearing the interrupt enable bit in the Channel Control Register.
			Notes:
			This pin will remain asserted "Low" until the interrupt is serviced.
			2. This pin must be conneced to VDD via 3 k $\Omega$ ± 1% resistor.
B4	ADDR[0]	I	ADDRESS BUS:
А3	ADDR[1]		8 bit address bus for the microprocessor interface
В3	ADDR[2]		
C4	ADDR[3]		
C3	ADDR[4]		
C2	ADDR[5]		
D3	ADDR[6]		
D4	ADDR[7]		
N4	D[0]	I/O	DATA BUS:
P3	D[1]		8 bit Data Bus for the microprocessor interface
P4	D[2]		
P5	D[3]		
R5	D[4]		
R4	D[5]		
R3	D[6]		
R2	D[7]		



# SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

# **ANALOG POWER AND GROUND**

LEAD#	SIGNAL NAME	Түре	DESCRIPTION		
E2	TxAVDD_0	****	Transmitter Analog 3.3 V ± 5% VDD - Channel 0		
N2	TxAVDD_1	****	Transmitter Analog 3.3 V ± 5% VDD - Channel 1		
E16	TxAVDD_2	****	Transmitter Analog 3.3 V ± 5% VDD - Channel 2		
N16	TxAVDD_3	****	Transmitter Analog 3.3 V ± 5% VDD - Channel 3		
J2	TxAVDD_4	****	ransmitter Analog 3.3 V ± 5% VDD - Channel 4		
J16	TxAVDD_5	****	Transmitter Analog 3.3 V ± 5% VDD - Channel 5		
D2	TxAGND_0	****	Transmitter Analog GND - Channel 0		
M2	TxAGND_1	****	Transmitter Analog GND - Channel 1		
D16	TxAGND_2	****	Transmitter Analog GND - Channel 2		
M16	TxAGND_3	****	Transmitter Analog GND - Channel 3		
H2	TxAGND_4	****	Transmitter Analog GND - Channel 4		
H16	TxAGND_5	****	Transmitter Analog GND - Channel 5		
A4	RxAVDD_0	****	Receiver Analog 3.3 V ± 5% VDD - Channel 0		
U4	RxAVDD_1	****	Receiver Analog 3.3 V ± 5% VDD - Channel 1		
A15	RxAVDD_2	****	Receiver Analog 3.3 V ± 5% VDD - Channel 2		
U15	RxAVDD_3	****	Receiver Analog 3.3 V ± 5% VDD - Channel 3		
A8	RxAVDD_4	****	Receiver Analog 3.3 V ± 5% VDD - Channel 4		
U8	RxAVDD_5	****	Receiver Analog 3.3 V ± 5% VDD - Channel 5		
A7	RxAGND_0	****	Receiver Analog GND - Channel_0		
U7	RxAGND_1	****	Receive Analog GND - Channel 1		
A12	RxAGND_2	****	Receive Analog GND - Channel 2		
U12	RxAGND_3	****	Receive Analog GND - Channel 3		
A11	RxAGND_4	****	Receive Analog GND - Channel 4		
U11	RxAGND_5	****	Receive Analog GND - Channel 5		
E4	JaAVDD_0	****	Analog 3.3 V ± 5% VDD - Jitter Attenuator Channel 0		
K4	JaAVDD_1	****	Analog 3.3 V ± 5% VDD - Jitter Attenuator Channel 1		
E14	JaAVDD_2	****	Analog 3.3 V ± 5% VDD - Jitter Attenuator Channel 2		
K14	JaAVDD_3	****	Analog 3.3 V ± 5% VDD - Jitter Attenuator Channel 3		
G4	JaAVDD_4	****	Analog 3.3 V ± 5% VDD - Jitter Attenuator Channel 4		
G14	JaAVDD_5	****	Analog 3.3 V ± 5% VDD - Jitter attenuator Channel 5		
F4	JaAGND_0	****	Analog GND - Jitter Attenuator Channel 0		
J4	JaAGND_1	****	Analog GND - Jitter Attenuator Channel 1		





REV. 1.0.3

# **ANALOG POWER AND GROUND**

LEAD #	SIGNAL NAME	Түре	DESCRIPTION
F14	JaAGND_2	****	Analog GND - Jitter Attenuator Channel 2
J14	JaAGND_3	****	Analog GND - Jitter Attenuator Channel 3
H4	JaAGND_4	****	Analog GND - Jitter Attenuator Channel 4
H14	JaAGND_5	****	Analog GND - Jitter Attenuator Channel 5
C10	AGND	****	Analog GND
R10	AGND	****	Analog GND
H9	AGND	****	Analog GND
J9	AGND	****	Analog GND
K9	AGND	****	Analog GND
N15	REFAVDD	****	Analog 3.3 V ± 5% VDD - Reference
M15	REFGND	****	Reference GND



# SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR

# **DIGITAL POWER AND GROUND**

LEAD#	SIGNAL NAME	Түре	DESCRIPTION
F1	TxVDD_0	****	Transmitter 3.3 V ± 5% VDD Channel 0
L1	TxVDD_1	****	Transmitter 3.3 V ± 5% VDD Channel 1
F17	TxVDD_2	****	Transmitter 3.3 V ± 5% VDD Channel 2
L17	TxVDD_3	****	Transmitter 3.3 V ± 5% VDD Channel 3
K1	TxVDD_4	****	Transmitter 3.3 V ± 5% VDD Channel 4
K17	TxVDD_5	****	Transmitter 3.3 V ± 5% VDD Channel 5
C1	TxGND_0	****	Transmitter GND - Channel 0
P1	TxGND_1	****	Transmitter GND - Channel 1
C17	TxGND_2	****	Transmitter GND - Channel 2
P17	TxGND_3	****	Transmitter GND - Channel 3
G1	TxGND_4	****	Transmitter GND - Channel 4
G17	TxGND_5	****	Transmitter GND - Channel 5
B5	RxDVDD_0	****	Receiver 3.3 V ± 5% VDD - Channel 0
T5	RxDVDD_1	****	Receiver 3.3 V ± 5% VDD - Channel 1
B14	RxDVDD_2	****	Receiver 3.3 V ± 5% VDD - Channel 2
T14	RxDVDD_3	****	Receiver 3.3 V ± 5% VDD - Channel 3
В9	RxDVDD_4	****	Receiver 3.3 V ± 5% VDD - Channel 4
Т9	RxDVDD_5	****	Receiver 3.3 V ± 5% VDD - Channel 5
В6	RxDGND_0	****	Receiver Digital GND - Channel 0
Т6	RxDGND_1	****	Receiver Digital GND - Channel 1
B13	RxDGND_2	****	Receiver Digital GND - Channel 2
T13	RxDGND_3	****	Receiver Digital GND - Channel 3
B10	RxDGND_4	****	Receiver Digital GND - Channel 4
T10	RxDGND_5	****	Receiver Digital GND - Channel 5
P6	DVDD_1	****	VDD 3.3 V ± 5%
C15	DVDD_2	****	VDD 3.3 V ± 5%
L4	JaDVDD_1	****	VDD 3.3 V ± 5%
D6	DVDD(uP)	****	VDD 3.3 V ± 5%
L14	JaDVDD_2	****	VDD 3.3 V ± 5%
D15	DGND_1	****	Digital GND
D7	DGND(uP)	****	Digital GND
M14	JaDGND_2	***	Digital GND

# **XRT75L06**

# SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR



REV. 1.0.3

# **DIGITAL POWER AND GROUND**

LEAD#	SIGNAL NAME	TYPE	DESCRIPTION
M4	JaDGND_1	****	Digital GND
P7	DGND	****	Digital GND
H8	DGND	****	Digital GND
J8	DGND	****	Digital GND
K8	DGND	****	Digital GND
H10	DGND	****	Digital GND
J10	DGND	****	Digital GND
K10	DGND	****	Digital GND




#### 1.0 CLOCK SYNTHESIZER

**Y** EXAR

The LIU uses a flexible user interface for accepting clock references to generate the internal master clocks used to drive the LIU. The reference clock used to supply the microprocessor timing is generated from the DS-3 or SFM clock input. Therefore, if the chip is configured for STS-1 only or E3 only, then the DS-3 input pin must be connected to the STS-1 pin or E3 pin respectively. In DS-3 mode or when SFM is used, the STS-1 and E3 input pins can be left unconnected. If SFM is enabled by pulling the SFM\_EN pin "High", 12.288MHz is the only clock reference necessary to generate DS-3, E3, or STS-1 line rates and the microprocessor timing. A simplified block diagram of the clock synthesizer is shown in Figure 3


FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF THE INPUT CLOCK CIRCUITRY DRIVING THE MICROPROCESSOR



#### 1.1 Clock Distribution

Network cards that are designed to support multiple line rates which are not configured for single frequency mode should ensure that a clock is applied to the DS3Clk input pin. For example: If the network card being supplied to an ISP requires E3 only, the DS-3 input clock reference is still necessary to provide read and write access to the internal microprocessor. Therefore, the E3 mode requires two input clock references. If however, multiple line rates will not be supported, i.e. E3 only, then the DS3Clk input pin may be hard wire connected to the E3Clk input pin.

FIGURE 4. CLOCK DISTRIBUTION CONGIFURED IN E3 MODE WITHOUT USING SFM




NOTE: For one input clock reference, the single frequency mode should be used.

#### 2.0 THE RECEIVER SECTION

The receiver is designed so that the LIU can recover clock and data from an attenuated line signal caused by cable loss or flat loss according to industry specifications. Once data is recovered, it is processed and presented at the receiver outputs according to the format chosen to interface with a Framer/Mapper or ASIC. This section describes the detailed operation of various blocks within the receive path. A simplified block diagram of the receive path is shown in Figure 5.


FIGURE 5. RECEIVE PATH BLOCK DIAGRAM



#### 2.1 **Receive Line Interface**

Physical Layer devices are AC coupled to a line interface through a 1:1 transformer. The transformer provides isolation and a level shift by blocking the DC offset of the incoming data stream. The typical medium for the line interface is a 75 $\Omega$  coxial cable. Whether using E3, DS-3 or STS-1, the LIU requires the same bill of materials, see Figure 6.

FIGURE 6. RECEIVE LINE INTERFACECONNECTION






#### 2.2 Adaptive Gain Control (AGC)

The Adaptive Gain Control circuit amplifies the incoming analog signal and compensates for the various flat losses and also for the loss at one-half symbol rate. The AGC has a dynamic range of 30 dB. The peak detector provides feedback to the equalizer before slicing occurs.

## 2.3 Receive Equalizer

The Equalizer restores the integrity of the signal and compensates for the frequency dependent attenuation of up to 900 feet of coaxial cable (1300 feet for E3). The Equalizer also boosts the high frequency content of the signal to reduce Inter-Symbol Interference (ISI) so that the slicer slices the signal at 50% of peak voltage to generate Positive and Negative data. The equalizer can be disabled by programming the appropriate register.

FIGURE 7. ACG/EQUALIZER BLCOK DIAGRAM



#### 2.3.1 Recommendations for Equalizer Settings

The Equalizer has two gain settings to provide optimum equalization. In the case of normally shaped DS3/STS-1 pulses (pulses that meet the template requirements) that has been driven through 0 to 900 feet of cable, the Equalizer can be enabled. However, for square-shaped pulses such as E3 or for DS3/STS-1 high pulses (that does not meet the pulse template requirements), it is recommended that the Equalizer be disabled for cable length less than 300 feet. This would help to prevent over-equalization of the signal and thus optimize the performance in terms of better jitter transfer characteristics. The Equalizer also contains an additional 20 dB gain stage to provide the line monitoring capability of the resistively attenuated signals which may have 20dB flat loss. The equalizer gain mode can be enabled by programming the appropriate register.

**Note:** The results of extensive testing indicate that even when the Equalizer was enabled, regardless of the cable length, the integrity of the E3 signal was restored properly over 0 to 12 dB cable loss at Industrial Temperature.

#### 2.4 Clock and Data Recovery

The Clock and Data Recovery Circuit extracts the embedded clock, RxClk\_n from the sliced digital data stream and provides the retimed data to the B3ZS (HDB3) decoder. The Clock Recovery PLL can be in one of the following two modes:

## 2.4.1 Data/Clock Recovery Mode

In the presence of input line signals on the RTIP\_n and RRing\_n input pins and when the frequency difference between the recovered clock signal and the reference clock signal is less than 0.5%, the clock that is output on the RxClk\_n out pins is the Recovered Clock signal.

#### 2.4.2 Training Mode

In the absence of input signals at RTIP\_n and RRing\_n pins, or when the frequency difference between the recovered line clock signal and the reference clock applied on the ExClk\_n input pins exceed 0.5%, a Loss of Lock condition is declared by toggling RLOL\_n output pin "High" or setting the RLOL\_n bit to "1" in the control register. Also, the clock output on the RxClk\_n pins are the same as the reference channel clock.



#### 2.5 LOS (Loss of Signal) Detector

#### 2.5.1 DS3/STS-1 LOS Condition

A Digital Loss of SIgnal (DLOS) condition occurs when a string of  $175 \pm 75$  consecutive zeros occur on the line. When the DLOS condition occurs, the DLOS\_n bit is set to "1" in the status control register. DLOS condition is cleared when the detected average pulse density is greater than 33% for  $175 \pm 75$  pulses. Analog Loss of Signal (ALOS) condition occurs when the amplitude of the incoming line signal is below the threshold as shown in the Table 1.The status of the ALOS condition is reflected in the ALOS\_n status control register. RLOS is the logical OR of the DLOS and ALOS states. When the RLOS condition occurs the RLOS\_n output pin is toggled "High" and the RLOS\_n bit is set to "1" in the status control register.

TABLE 1: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF LOSTHR AND REQEN (DS3 AND STS-1 APPLICATIONS)

APPLICATION	REQEN SETTING	LOSTHR SETTING	SIGNAL LEVEL TO DECLARE ALOS DEFECT	SIGNAL LEVEL TO CLEAR ALOS DEFECT
DS3	0	0	< 75mVpk	> 130mVpk
	1	0	< 45mVpk	> 60mVpk
	0	1	< 120mVpk	> 45mVpk
	1	1	< 55mVpk	> 180mVpk
STS-1	0	0	< 120mVpk	> 170mVpk
	1	0	< 50mVpk	> 75mVpk
	0	1	< 125mVpk	> 205mVpk
	1	1	< 55mVpk	> 90mVpk

#### 2.5.2 Disabling ALOS/DLOS Detection

For debugging purposes it is useful to disable the ALOS and/or DLOS detection. Writing a "1" to both ALOSDIS\_n and DLOSDIS\_n bits disables the LOS detection on a per channel basis.

#### 2.5.3 E3 LOS Condition:

If the level of incoming line signal drops below the threshold as described in the ITU-T G.775 standard, the LOS condition is detected. Loss of signal is defined as no transitions for 10 to 255 consecutive zeros. No transitions is defined as a signal level between 15 and 35 dB below the normal. This is illustrated in Figure 8. The LOS condition is cleared within 10 to 255 UI after restoration of the incoming line signal. Figure 9 shows the LOS declaration and clearance conditions.

FIGURE 8. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775





FIGURE 9. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775.





## 2.5.4 Interference Tolerance

For E3 mode, ITU-T G.703 Recommendation specifies that the receiver be able to recover error free clock and data in the presence of a sinusoidal interfering tone signal. For DS3 and STS-1 modes, the same recommendation is being used. Figure 10 shows the configuration to test the interference margin for DS3/STS1. Figure 11 shows the set up for E3.

FIGURE 10. INTERFERENCE MARGIN TEST SET UP FOR DS3/STS-1




FIGURE 11. INTERFERENCE MARGIN TEST SET UP FOR E3.






TABLE 2: INTERFERENCE MARGIN TEST RESULTS

Mode	CABLE LENGTH (ATTENUATION)	INTERFERENCE TOLERANCE
		Equalizer "IN"
E3	0 dB	-17 dB
	12 dB	-14 dB
	0 feet	-15 dB
DS3	225 feet	-15 dB
	450 feet	-14 dB
	0 feet	-15 dB
STS-1	225 feet	-14 dB
	450 feet	-14 dB




## 2.5.5 Muting the Recovered Data with LOS condition:

When the LOS condition is declared, the clock recovery circuit locks into the reference clock applied to the internal master clock outputs this clock onto the RxClk\_n output pin. The data on the RxPOS\_n and RxNEG\_n pins can be forced to zero by setting the LOSMUT\_n bits in the individual channel control register to "1".

Note: When the LOS condition is cleared, the recovered data is output on RxPOS\_n and RxNEG\_n pins.

FIGURE 12. RECEIVER DATA OUTPUT AND CODE VIOLATION TIMING



SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
RxClk	Duty Cycle	45	50	55	%
	RxClk Frequency				
	E3		34.368		MHz
	DS-3		44.736		MHz
	STS-1		51.84		MHz
t <sub>RRX</sub>	RxClk rise time (10% o 90%)		2	4	ns
t <sub>FRX</sub>	RxClk falling time (10% to 90%)		2	4	ns
t <sub>CO</sub>	RxClk to RPOS/RNEG delay time			4	ns
t <sub>LCVO</sub>	RxClk to rising edge of LCV output delay		2.5		ns

#### 2.6 B3ZS/HDB3 Decoder


The decoder block takes the output from the clock and data recovery block and decodes the B3ZS (for DS3 or STS-1) or HDB3 (for E3) encoded line signal and detects any coding errors or excessive zeros in the data stream. Whenever the input signal violates the B3ZS or HDB3 coding sequence for bipolar violation or contains three (for B3ZS) or four (for HDB3) or more consecutive zeros, an active "High" pulse is generated on the RLCV\_n output pins to indicate line code violation.



The transmitter is designed so that the LIU can accept serial data from a local device, encode the data properly, and then output an analog pulse according to the pulse shape chosen in the appropriate registers. This section describes the detailed operation of various blocks within the transmit path. A simplified block diagram of the transmit path is shown in Figure 13.

FIGURE 13. TRANSMIT PATH BLOCK DIAGRAM

3.0 THE TRANSMITTER SECTION



#### 3.1 **Transmit Digital Input Interface**

The method for applying data to the transmit inputs of the LIU is a serial interface consisting of TxClk, TxPOS, and TxNEG. For single rail mode, only TxClk and TxPOS are necessary for providing the local data from a Framer device or ASIC. Data can be sampled on either edge of the input clock signal by programming the appropriate register. A typical interface is shown in Figure 14.

FIGURE 14. TYPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE XRT75L06 (DUAL-RAIL DATA)







FIGURE 15. TRANSMITTER TERMINAL INPUT TIMING



SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
TxClk	Duty Cycle	30	50	70	%
	TxClk Frequency				
	E3		34.368		MHz
	DS-3		44.736		MHz
	STS-1		51.84		MHz
t <sub>RTX</sub>	TxClk Rise Time (10% to 90%)			4	ns
t <sub>FTX</sub>	TxClk Fall Time (10% to 90%)			4	ns
t <sub>TSU</sub>	TPData/TNData to TxClk falling set up time	3			ns
t <sub>THO</sub>	TPData/TNData to TxClk falling hold time	3			ns

FIGURE 16. SINGLE-RAIL OR NRZ DATA FORMAT (ENCODER AND DECODER ARE ENABLED)





FIGURE 17. DUAL-RAIL DATA FORMAT (ENCODER AND DECODER ARE DISABLED)



#### 3.2 Transmit Clock

The Transmit Clock applied via TxClk\_n pins, for the selected data rate (for E3 = 34.368 MHz, DS3 = 44.736 MHz or STS-1 = 51.84 MHz), is duty cycle corrected by the internal PLL circuit to provide a 50% duty cycle clock to the pulse shaping circuit. This allows a 30% to 70% duty cycle Transmit Clock to be supplied.


#### 3.3 B3ZS/HDB3 ENCODER

When the Single-Rail (NRZ) data format is selected, the Encoder Block encodes the data into either B3ZS format (for either DS3 or STS-1) or HDB3 format (for E3).

# 3.3.1 B3ZS Encoding

An example of B3ZS encoding is shown in Figure 18. If the encoder detects an occurrence of three consecutive zeros in the data stream, it is replaced with either B0V or 00V, where 'B' refers to Bipolar pulse that is compliant with the Alternating polarity requirement of the AMI (Alternate Mark Inversion) line code and 'V' refers to a Bipolar Violation (e.g., a bipolar pulse that violates the AMI line code). The substitution of B0V or 00V is made so that an odd number of bipolar pulses exist between any two consecutive violation (V) pulses. This avoids the introduction of a DC component into the line signal.

FIGURE 18. B3ZS ENCODING FORMAT




#### 3.3.2 HDB3 Encoding

An example of the HDB3 encoding is shown in Figure 19. If the HDB3 encoder detects an occurrence of four consecutive zeros in the data stream, then the four zeros are substituted with either 000V or B00V pattern. The substitution code is made in such a way that an odd number of pulses exist between any consecutive V pulses. This avoids the introduction of DC component into the analog signal.




FIGURE 19. HDB3 ENCODING FORMAT



#### 3.4 TRANSMIT PULSE SHAPER

The Transmit Pulse Shaper converts the B3ZS encoded digital pulses into a single analog Alternate Mark Inversion (AMI) pulse that meets the industry standard mask template requirements for STS-1 and DS3. For E3 mode, the pulse shaper converts the HDB3 encoded pulses into a single full amplitude square shaped pulse with very little slope. The Pulse Shaper Block also includes a Transmit Build Out Circuit, which can either be disabled or enabled by setting the TxLEV\_n bit to "1" or "0" in the control register. For DS3/STS-1 rates, the Transmit Build Out Circuit is used to shape the transmit waveform that ensures that transmit pulse template requirements are met at the Cross-Connect system. The distance between the transmitter output and the Cross-Connect system can be between 0 to 450 feet. For E3 rate, since the output pulse template is measured at the secondary of the transformer and since there is no Cross-Connect system pulse template requirements, the Transmit Build Out Circuit is always disabled. The differential line driver increases the transmit waveform to appropriate level and drives into the 75Ω load as shown in Figure 20.

FIGURE 20. TRANSMIT PULSE SHAPE TEST CIRCUIT



## 3.4.1 Guidelines for using Transmit Build Out Circuit

If the distance between the transmitter and the DSX3 or STSX-1, Cross-Connect system, is less than 225 feet, enable the Transmit Build Out Circuit by setting the TxLEV\_n control bit to "0". If the distance between the transmitter and the DSX3 or STSX-1 is greater than 225 feet, disable the Transmit Build Out Circuit.

# 3.5 E3 line side parameters

The XRT75L06 line output at the transformer output meets the pulse shape specified in ITU-T G.703 for 34.368 Mbits/s operation. The pulse mask as specified in ITU-T G.703 for 34.368 Mbits/s is shown in Figure 7.

17 ns (14.55 + 2.45)

Nominal Pulse

10%

10%

10%

20%

FIGURE 21. PULSE MASK FOR E3 (34.368 MBITS/S) INTERFACE AS PER ITU-T G.703

TABLE 3: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS

PARAMETER	MIN	TYP	MAX	UNITS			
TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS							
Transmit Output Pulse Amplitude (Measured at secondary of the transformer)	0.90	1.00	1.10	$V_{pk}$			
Transmit Output Pulse Amplitude Ratio	0.95	1.00	1.05				
Transmit Output Pulse Width	12.5	14.55	16.5	ns			
Transmit Intrinsic Jitter		0.02	0.05	Ul <sub>PP</sub>			
RECEIVER LINE SIDE INPUT CHARACT	ERISTICS	·	·				
Receiver Sensitivity (length of cable)	900	1200		feet			
Interference Margin	-20	-14		dB			
Jitter Tolerance @ Jitter Frequency 800KHz	0.15	0.28		UI <sub>PP</sub>			
Signal level to Declare Loss of Signal			-35	dB			
Signal Level to Clear Loss of Signal -15 dE							
Occurence of LOS to LOS Declaration Time	10		255	UI			
Termination of LOS to LOS Clearance Time	10		255	UI			

**Note:** The above values are at  $TA = 25^{\circ}C$  and  $V_{DD} = 3.3 V \pm 5\%$ .



FIGURE 22. BELLCORE GR-253 CORE TRANSMIT OUTPUT PULSE TEMPLATE FOR SONET STS-1 APPLICATIONS




TABLE 4: STS-1 PULSE MASK EQUATIONS

TIME IN UNIT INTERVALS	Normalized Amplitude					
LOWER CURVE						
-0.85 ≤ T ≤ -0.38	- 0.03					
-0.38 ≤ T ≤ 0.36	$0.5 \left[ 1 + \sin \left\{ \frac{\pi}{2} \left( 1 + \frac{T}{0.18} \right) \right\} \right] - 0.03$					
0.36 ≤ T ≤ 1.4	- 0.03					
UPPER	CURVE					
-0.85 ≤ T ≤ -0.68	0.03					
-0.68 ≤ T ≤ 0.26	$0.5 \left[ 1 + \sin \left\{ \frac{\pi}{2} \left( 1 + \frac{T}{0.34} \right) \right\} \right] + 0.03$					
0.26 ≤ T ≤ 1.4	0.1 + 0.61 x e <sup>-2.4[T-0.26]</sup>					

**XY** EXAR

TABLE 5: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253)

PARAMETER	Min	Түр	Max	Units				
TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS								
Transmit Output Pulse Amplitude	0.65	0.75	0.90	V <sub>pk</sub>				
(measured with TxLEV = 0)								
Transmit Output Pulse Amplitude	0.90	1.00	1.10	$V_{pk}$				
(measured with TxLEV = 1)								
Transmit Output Pulse Width	8.6	9.65	10.6	ns				
Transmit Output Pulse Amplitude Ratio	0.90	1.00	1.10					
Transmit Intrinsic Jitter		0.02	0.05	UI <sub>pp</sub>				
RECEIVER LINE SIDE INPUT CHA	ARACTERISTICS		1					
Receiver Sensitivity (length of cable)	900	1100		feet				
Jitter Tolerance @ Jitter Frequency 400 KHz	0.15			UI <sub>pp</sub>				
Signal Level to Declare Loss of Signal Refer to Table 10				•				
Signal Level to Clear Loss of Signal		Refer to	Table 10					

**Note:** The above values are at TA =  $25^{\circ}$ C and  $V_{DD} = 3.3 \text{ V} \pm 5\%$ .

FIGURE 23. TRANSMIT OUPUT PULSE TEMPLATE FOR DS3 AS PER BELLCORE GR-499






TABLE 6: DS3 PULSE MASK EQUATIONS

TIME IN UNIT INTERVALS	Normalized Amplitude			
LOWER CURVE				
-0.85 ≤ T ≤ -0.36	- 0.03			
-0.36 ≤ T ≤ 0.36	$0.5 \left[ 1 + \sin \left\{ \frac{\pi}{2} \left( 1 + \frac{T}{0.18} \right) \right\} \right] - 0.03$			
0.36 ≤ T ≤ 1.4	- 0.03			
UPPER CURVE				
-0.85 ≤ T ≤ -0.68	0.03			
-0.68 ≤ T ≤ 0.36	$0.5 \left[ 1 + \sin \left\{ \frac{\pi}{2} \left( 1 + \frac{T}{0.34} \right) \right\} \right] + 0.03$			
0.36 ≤ T ≤ 1.4	0.08 + 0.407 x e <sup>-1.84[T-0.36]</sup>			

TABLE 7: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)

PARAMETER	Min	ТҮР	Max	Units	
TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS					
Transmit Output Pulse Amplitude (measured with TxLEV = 0)	0.65	0.75	0.85	V <sub>pk</sub>	
Transmit Output Pulse Amplitude (measured with TxLEV = 1)	0.90	1.00	1.10	V <sub>pk</sub>	
Transmit Output Pulse Width	10.10	11.18	12.28	ns	
Transmit Output Pulse Amplitude Ratio	0.90	1.00	1.10		
Transmit Intrinsic Jitter		0.02	0.05	UI <sub>pp</sub>	
RECEIVER LINE SIDE INPUT CHARACTERISTICS					
Receiver Sensitivity (length of cable)	900	1100		feet	
Jitter Tolerance @ 400 KHz (Cat II)	0.15			UI <sub>pp</sub>	
Signal Level to Declare Loss of Signal	Refer to Table 10				
Signal Level to Clear Loss of Signal	Refer to Table 10				


**Note:** The above values are at TA =  $25^{\circ}$ C and  $V_{DD} = 3.3V \pm 5\%$ .



#### 3.6 Transmit Drive Monitor

This feature is used for monitoring the transmit line for occurrence of fault conditions such as a short circuit on the line or a defective line driver. To activate this function, connect MTIP\_n pins to the TTIP\_n lines via a  $270\Omega$  resistor and MRing\_n pins to TRing\_n lines via  $270\Omega$  resistor as shown in Figure 24.

FIGURE 24. TRANSMIT DRIVER MONITOR SET-UP.



When the MTIP\_n and MRing\_n are connected to the TTIP\_n and TRing\_n lines, the drive monitor circuit monitors the line for transitions. The DMO\_n (Drive Monitor Output) will be asserted "Low" as long as the transitions on the line are detected via MTIP\_n and MRing\_n. If no transitions on the line are detected for 128  $\pm$  32 TxClk\_n periods, the DMO\_n output toggles "High" and when the transitions are detected again, DMO\_n toggles "Low".

Note: The Drive Monitor Circuit is only for diagnostic purpose and does not have to be used to operate the transmitter.

#### 3.7 Transmitter Section On/Off

The transmitter section of each channel can either be turned on or off. To turn on the transmitter, set the input pin TxON to "High" and write a "1" to the TxON\_n control bit. When the transmitter is turned off, TTIP\_n and TRing n are tri-stated.

#### Notes:

- 1. This feature provides support for Redundancy.
- 2. To permit a system designed for redundancy to quickly shut-off the defective line card and turn on the back-up line card, writing a "1" to the TxON\_n control bits transfers the control to TxON pin.



#### 4.0 JITTER


There are three fundamental parameters that describe circuit performance relative to jitter

- Jitter Tolerance
- Jitter Transfer
- Jitter Generation

## 4.1 JITTER TOLERANCE

Jitter tolerance is a measure of how well a Clock and Data Recovery unit can successfully recover data in the presence of various forms of jitter. It is characterized by the amount of jitter required to produce a specified bit error rate. The tolerance depends on the frequency content of the jitter. Jitter Tolerance is measured as the jitter amplitude over a jitter spectrum for which the clock and data recovery unit achieves a specified bit error rate (BER). To measure the jitter tolerance as shown in Figure 25, jitter is introduced by the sinusoidal modulation of the serial data bit sequence. Input jitter tolerance requirements are specified in terms of compliance with jitter mask which is represented as a combination of points. Each point corresponds to a minimum amplitude of sinusoidal jitter at a given jitter frequency.

FIGURE 25. JITTER TOLERANCE MEASUREMENTS




## 4.1.1 DS3/STS-1 Jitter Tolerance Requirements

Bellcore GR-499 CORE specifies the minimum requirement of jitter tolerance for Category I and Category II. The jitter tolerance requirement for Category II is the most stringent. Figure 26 shows the jitter tolerance curve as per GR-499 specification.

**X** EXAR


FIGURE 26. INPUT JITTER TOLERANCE FOR DS3/STS-1



# 4.1.2 E3 Jitter Tolerance Requirements

ITU-T G.823 standard specifies that the clock and data recovery unit must be able to tolerate jitter up to certain specified limits. Figure 27 shows the tolerance curve.

FIGURE 27. INPUT JITTER TOLERANCE FOR E3



As shown in the Figures above, in the jitter tolerance measurement, the dark line indicates the minimum level of jitter that the E3/DS3/STS-1 compliant component must tolerate. Table 8 below shows the jitter amplitude versus the modulation frequency for various standards.



TABLE 8: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE)

BIT RATE	STANDARD	INPUT JITTER AMPLITUDE (UI P-P)			MODULATION FREQUENCY				
(KB/S)	OTANDARD	A1	A2	А3	F1(Hz)	F2(Hz)	F3(KHz)	F4(KHz)	F5(KHz)
34368	ITU-T G.823	1.5	0.15	-	100	1000	10	800	-
44736	GR-499 CORE Cat I	5	0.1	-	10	2.3k	60	300	-
44736	GR-499 CORE Cat II	10	0.3	-	10	669	22.3	300	-
51840	GR-253 CORE Cat II	15	1.5	0.15	10	30	300	2	20

#### 4.2 JITTER TRANSFER

Jitter Transfer function is defined as the ratio of jitter on the output relative to the jitter applied on the input versus frequency. There are two distinct characteristics in jitter transfer, jitter gain (jitter peaking) defined as the highest ratio above 0dB and jitter transfer bandwidth. The overall jitter transfer bandwidth is controlled by a low bandwidth loop, typically using a voltage-controlled crystal oscillator (VCXO).

The jitter transfer function is a ratio between the jitter output and jitter input for a component, or system often expressed in dB. A negative dB jitter transfer indicates the element removed jitter. A positive dB jitter transfer indicates the element added jitter. A zero dB jitter transfer indicates the element had no effect on jitter. Table 9 shows the jitter transfer characteristics and/or jitter attenuation specifications for various data rates:

TABLE 9: JITTER TRANSFER SPECIFICATION/REFERENCES

E3	DS3	STS-1		
ETSI TBR-24	GR-499 CORE section 7.3.2 Category I and Category II	GR-253 CORE section 5.6.2.1		

Note: The above specifications can be met only with a jitter attenuator that supports E3/DS3/STS-1 rates.

## 4.3 Jitter Attenuator

An advanced crystal-less jitter attenuator per channel is included in the XRT75L06. The jitter attenuator requires no external crystal nor high-frequency reference clock. By clearing or setting the JATx/Rx\_n bits in the channel control registers selects the jitter attenuator either in the Receive or Transmit path on per channel basis. The FIFO size can be either 16-bit or 32-bit. The bits JA0\_n and JA1\_n can be set to appropriate combination to select the different FIFO sizes or to disable the Jitter Attenuator on a per channel basis. Data is clocked into the FIFO with the associated clock signal (TxClk or RxClk) and clocked out of the FIFO with the dejittered clock. When the FIFO is within two bits of overflowing or underflowing, the FIFO limit status bit, FL\_n is set to "1" in the Alarm status register. Reading this bit clears the FIFO and resets the bit into default state.

**Note:** It is recommended to select the 16-bit FIFO for delay-sensitive applications as well as for removing smaller amounts of jitter. Table 10 specifies the jitter transfer mask requirements for various data rates:


**X** EXAR

TABLE 10: JITTER TRANSFER PASS MASKS

RATE (KBITS)	Mask	F1 (Hz)	F2 (Hz)	F3 (Hz)	F4 (ĸHz)	A1(dB)	A2(dB)
34368	G.823 ETSI-TBR-24	100	300	3к	800K	0.5	-19.5
44736	GR-499, Cat I GR-499, Cat II GR-253 CORE	10 10 10	10k 56.6k 40	- - -	15k 300k 15k	0.1 0.1 0.1	
51840	GR-253 CORE	10	40k	-	400k	0.1	-

The jitter attenuator within the XRT75L06 meets the latest jitter attenuation specifications and/or jitter transfer characteristics as shown in the Figure 28.

FIGURE 28. JITTER TRANSFER REQUIREMENTS AND JITTER ATTENUATOR PERFORMANCE



## 4.3.1 JITTER GENERATION

Jitter Generation is defined as the process whereby jitter appears at the output port of the digital equipment in the absence of applied input jitter. Jitter Generation is measured by sending jitter free data to the clock and data recovery circuit and measuring the amount of jitter on the output clock or the re-timed data. Since this is essentially a noise measurement, it requires a definition of bandwidth to be meaningful. The bandwidth is set according to the data rate. In general, the jitter is measured over a band of frequencies.



#### 5.0 DIAGNOSTIC FEATURES

## 5.1 PRBS Generator and Detector


The XRT75L06 contains an on-chip Pseudo Random Binary Sequence (PRBS) generator and detector for diagnostic purpose. With the PRBSEN\_n bit = "1", the transmitter will send out PRBS of  $2^{23}$ -1 in E3 rate or  $2^{15}$ -1 in STS-1/DS3 rate. At the same time, the receiver PRBS detector is also enabled. When the correct PRBS pattern is detected by the receiver, the RNEG/LCV pin will go "Low" to indicate PRBS synchronization has been achieved. When the PRBS detector is not in sync the PRBSLS bit will be set to "1" and RNEG/LCV pin will go "High".

With the PRBS mode enabled, the user can also insert a single bit error by toggling "INSPRBS" bit. This is done by writing a "1" to INSPRBS bit. The receiver at RNEG/LCV pin will pulse "High" for one RxClk cycle for every bit error detected. Any subsequent single bit error insertion must be done by first writing a "0" to INSPRBS bit and followed by a "1".

Figure 29 shows the status of RNEG/LCV pin when the XRT75L06 is configured in PRBS mode.

**Note:** In PRBS mode, the device is forced to operate in Single-Rail Mode.

#### FIGURE 29. PRBS MODE





#### 5.2 LOOPBACKS

The XRT75L06 offers three loopback modes for diagnostic purposes. The loopback modes are selected via the RLB n and LLB n bits n the Channel control registers select the loopback modes.


## 5.2.1 ANALOG LOOPBACK

In this mode, the transmitter outputs TTIP\_n and TRing\_n are internally connected to the receiver inputs RTIP\_n and RRing\_n as shown in Figure 30. Data and clock are output at RxClk\_n, RxPOS\_n and RxNEG\_n pins for the corresponding transceiver. Analog loopback exercises most of the functional blocks of the device including the jitter attenuator which can be selected in either the transmit or receive path.

## Notes:

- 1. In the Analog loopback mode, data is also output via TTIP\_n and TRing\_n pins.
- Signals on the RTIP\_n and RRing\_n pins are ignored during analog loopback.

## FIGURE 30. ANALOG LOOPBACK






#### 5.2.2 DIGITAL LOOPBACK

When the Digital Loopback is selected, the transmit clock TxClk\_n and transmit data inputs (TxPOS\_n & TxNEG n are looped back and output onto the RxClk n, RxPOS n and RxNEG n pins as shown in Figure 31.

FIGURE 31. DIGITAL LOOPBACK




## 5.2.3 REMOTE LOOPBACK

With Remote loopback activated as shown in Figure 32, the receive data on RTIP and RRing is looped back after the jitter attenuator (if selected in receive or transmit path) to the transmit path using RxClk as transmit timing. The receive data is also output via the RxPOS and RxNEG pins.

**Note:** Input signals on TxClk, TxPOS and TxNEG are ignored during Remote loopback.

FIGURE 32. REMOTE LOOPBACK






# 5.3 TRANSMIT ALL ONES (TAOS)

Transmit All Ones (TAOS) can be set by setting the TAOS\_n control bits to "1" in the Channel control registers. When the TAOS is set, the Transmit Section generates and transmits a continuous AMI all "1's" pattern on TTIP\_n and TRing\_n pins. The frequency of this ones pattern is determined by TxClk\_n. the TAOS data path is shown in Figure 33. TAOS does not operate in Analog loopback or Remote loopback modes, however will function in Digital loopback mode.

FIGURE 33. TRANSMIT ALL ONES (TAOS)



#### 6.0 MICROPROCESSOR INTERFACE BLOCK


The Microprocessor Interface section supports communication between the local microprocessor ( $\mu$ P) and the LIU. The XRT75L06 supports a parallel interface asynchronously or synchronously timed to the LIU. The microprocessor interface is selected by the state of the Pmode input pin. Selecting the microprocessor interface mode is shown in Table 11.

TABLE 11: SELECTING THE MICROPROCESSOR INTERFACE MODE

PMODE	MICROPROCESSOR MODE
"Low"	Asynchronous Mode
"High"	Synchronous Mode

The local  $\mu P$  configures the LIU by writing data into specific addressable, on-chip Read/Write registers. The  $\mu P$  provides the signals which are required for a general purpose microprocessor to read or write data into these registers. The  $\mu P$  also supports polled and interrupt driven environments. A simplified block diagram of the microprocessor is shown in Figure 34.

FIGURE 34. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK





# 6.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS

The LIU may be configured into different operating modes and have its performance monitored by software through a standard microprocessor using data, address and control signals. These interface signals are described below in Table 12. The microprocessor interface can be configured to operate in Asynchronous mode or Synchronous mode.

TABLE 12: XRT75L06 MICROPROCESSOR INTERFACE SIGNALS

PIN NAME	Түре	DESCRIPTION
Pmode	Į	Microprocessor Interface Mode Select Input pin This pin is used to specify the microprocessor interface mode.
D[7:0]	I/O	Bi-Directional Data Bus for register "Read" or "Write" Operations.
Addr[7:0]	I	Eight-Bit Address Bus Inputs The XRT75L06 LIU microprocessor interface uses a direct address bus. This address bus is provided to permit the user to select an on-chip register for Read/Write access.
CS	I	Chip Select Input This active low signal selects the microprocessor interface of the XRT75L06 LIU and enables Read/Write operations with the on-chip register locations.
RD	I	<b>Read Signal</b> This active low input functions as the read signal from the local $\mu P$ . When this pin is pulled "Low" (if $\overline{CS}$ is "Low") the LIU is informed that a read operation has been requested and begins the process of the read cycle.
WR	I	Write Signal This active low input functions as the write signal from the local $\mu P$ . When this pin is pulled "Low" (if $\overline{CS}$ is "Low") the LIU is informed that a write operation has been requested and begins the process of the write cycle.
RDY	0	<b>Ready Output</b> This active low signal is provided by the LIU device. It indicates that the current read or write cycle is complete, and the LIU is waiting for the next command.
ĪNT	0	<b>Interrupt Output</b> This active low signal is provided by the LIU to alert the local mP that a change in alarm status has occured. This pin is Reset Upon Read (RUR) once the alarm status registers have been cleared.
RESET	I	Reset Input This active low input pin is used to Reset the LIU.



#### 6.2 ASYNCHRONOUS AND SYNCHRONOUS DESCRIPTION

Whether the LIU is configured for Asynchronous or Synchronous mode, the following descriptions apply. The synchronous mode requires an input clock (PCLK) to be used as the microprocessor timing reference. Read and Write operations are described below.

# Read Cycle (For Pmode = "0" or "1")

Whenever the local µP wishes to read the contents of a register, it should do the following.

- Place the address of the target register on the address bus input pins Addr[7:0].
- 2. While the µP is placing this address value on the address bus, the address decoding circuitry should assert the  $\overline{\text{CS}}$  pin of the LIU, by toggling it "Low". This action enables communication between the  $\mu\text{P}$  and the LIU microprocessor interface block.
- 3. Next, the µP should indicate that this current bus cycle is a Read operation by toggling the RD input pin "Low". This action enables the bi-directional data bus output drivers of the LIU.
- 4. After the μP toggles the Read signal "Low", the LIU will toggle the RDY output pin "Low". The LIU does this to inform the µP that the data is available to be read by the µP, and that it is ready for the next command.
- 5. After the µP detects the RDY signal and has read the data, it can terminate the Read Cycle by toggling the RD input pin "High".
- **6.** The  $\overline{CS}$  input pin must be pulled "High" before a new command can be issued.

## Write Cycle (For Pmode = "0" or "1")

Whenever a local µP wishes to write a byte or word of data into a register within the LIU, it should do the follow-

- 1. Place the address of the target register on the address bus input pins Addr[7:0].
- 2. While the µP is placing this address value on the address bus, the address decoding circuitry should assert the CS pin of the LIU, by toggling it "Low". This action enables communication between the µP and the LIU microprocessor interface block.
- 3. The µP should then place the byte or word that it intends to write into the target register, on the bi-directional data bus D[7:0].
- 4. Next, the μP should indicate that this current bus cycle is a Write operation by toggling the WR input pin "Low". This action enables the bi-directional data bus input drivers of the LIU.
- 5. After the µP toggles the Write signal "Low", the LIU will toggle the RDY output pin "Low". The LIU does this to inform the µP that the data has been written into the internal register location, and that it is ready for the next command.
- **6.** The  $\overline{\text{CS}}$  input pin must be pulled "High" before a new command can be issued.

Figure 35. Asynchronous  $\mu P$  Interface Signals During Programmed I/O Read and Write Operations




TABLE 13: ASYNCHRONOUS TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Min	Max	Units
t <sub>0</sub>	Valid Address to CS Falling Edge	0	-	ns
t <sub>1</sub>	CS Falling Edge to RD Assert	0	-	ns
t <sub>2</sub>	RD Assert to RDY Assert	-	65	ns
NA	RD Pulse Width (t <sub>2</sub> )	70	-	ns
t <sub>3</sub>	CS Falling Edge to WR Assert	0	-	ns
t <sub>4</sub>	WR Assert to RDY Assert	-	65	ns
NA	WR Pulse Width (t <sub>4</sub> )	70	-	ns

FIGURE 36. SYNCHRONOUS µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS





TABLE 14: SYNCHRONOUS TIMING SPECIFICATIONS

SYMBOL	PARAMETER	Min	Max	Units
t <sub>0</sub>	Valid Address to CS Falling Edge	0	-	ns
t <sub>1</sub>	CS Falling Edge to RD Assert	0	-	ns
t <sub>2</sub>	RD Assert to RDY Assert	-	35	ns, see note 1
NA	RD Pulse Width (t <sub>2</sub> )	40	-	ns
t <sub>3</sub>	CS Falling Edge to WR Assert	0	-	ns
t <sub>4</sub>	WR Assert to RDY Assert	-	35	ns, see note 1
NA	WR Pulse Width (t <sub>4</sub> )	40	-	ns
	PCLK Period	15		ns
	PCLK Duty Cycle			
	PCLK "High/Low" time			

**Note:** 1. This timing parameter is based on the frequency of the synchronous clock (PCLK). To determine the access time, use the following formula: (PCLK<sub>period</sub> \* 2) + 5ns

**X** EXAR

FIGURE 37. INTERRUPT PROCESS





## 6.2.1 Hardware Reset:

The hardware reset is initiated by pulling the  $\overline{\text{RESET}}$  pin "Low" for a minimum of 5  $\mu$ s. After the  $\overline{\text{RESET}}$  pin is released, the register values are put in default states.

TABLE 15: REGISTER MAP AND BIT NAMES

Address	PARAMETER				DATA	Вітѕ			
(HEX)	NAME	7	6	5	4	3	2	1	0
0x00	APS/Redun- dancy #1	Rese	erved	TxON_5	TxON_4	TxON_3	TxON_2	TxON-1	TxON_0
0x08	APS/ Redun- dancy #2	Reserved		RxON_5	RxON_4	RxON_3	RxON_2	RxON_1	RxON_0
0x60	Interrupt Enable (read/write)	Reserved		INTEN_5	INTEN_4	INTEN_3	INTEN_2	INTEN_1	INTEN_0
0x61	Interrupt Status (read only)	Reserved	Reserved		INTST_4	INTST_3	INTST_2	INTST_1	INTST_0
0x62 - 0x6D					Rese	erved			
0x6E	Chip_id (read only)	0	1	1	1	0	1	1	0
0x6F	Chip_revision _id (read only)				Chip versi	on number			



TABLE 16: REGISTER MAP DESCRIPTION - GLOBAL

Address (Hex)	Түре	REGISTER NAME	SYMBOL		DEFAULT VALUE		
0x00	R/W	APS # 1	TxON_n	Table below shon the bit and	0		
				Bit	Pin	Transmitter Status	
				0	0	OFF	
				0	1	OFF	
				1	0	OFF	
				1	1	ON	
0x08	R/W	APS # 2	RxON_n	Set this bit to t	urn on individ	ual Receiver.	0
0x60	R/W	Interrupt Enable	INTEN_n	Set this bit to basis.	enable the i	nterrupts on per channel	0
0x61	ROR	Interrupt Status	INTST_n		interrupt stati	upt occurs.The respective us registers are read to rupt.	0
0x62 - 0x6D		•		Rese	erved		
0x6E	R	Device _ id	Chip_id	This read only	01110110		
0x6F	R	Version Number	Chip_version	This read only	register conta	ains chip version number	

TABLE 17: REGISTER MAP AND BIT NAMES - CHANNEL N REGISTERS (N = 0,1,2,3,4,5)

Address	PARAMETER	DATA BITS								
(HEX)	NAME	7	6	5	4	3	2	1	0	
0x01 (ch 0) 0x11 (ch 1) 0x21 (ch 2) 0x31 (ch 3) 0x41 (ch 4) 0x51 (ch 5)	Interrupt Enable (read/write)	Res	served	PRBSER CNTIE_n	PRBSERI E_n	FLIE_n	RLOLIE_n	RLOSIE_ n	DMOIE_n	
0x02 (ch 0) 0x12 (ch 1) 0x22 (ch 2) 0x32 (ch 3) 0x42 (ch 4) 0x52 (ch 5)	Interrupt Status (reset on read)	Res	served	PRBSER CNTIS_n	PRBSERI S_n	FLIS_n	RLOLIS_n	RLOSIS_ n	DMOIS_n	



TABLE 17: REGISTER MAP AND BIT NAMES - CHANNEL N REGISTERS (N = 0,1,2,3,4,5)

Address	PARAMETER	DATA BITS									
(HEX)	NAME	7	6	5	4	3	2	1	0		
0x03 (ch 0) 0x13 (ch 1) 0x23 (ch 2) 0x33 (ch 3) 0x43 (ch 4) 0x53 (ch 5)	Alarm Status (read only)	Reserved	PRBSLS_n	DLOS_n	ALOS_n	FL_n	RLOL_n	RLOS_n	DMO_n		
0x04 (ch 0) 0x14 (ch 1) 0x24 (ch 2) 0x34 (ch 3) 0x44 (ch 4) 0x54 (ch 5)	Transmit Control (read/write)	Reserved		TxMON_n	INSPRBS _n	Reserved	TAOS_n	TxCLKINV _n	TxLEV_n		
0x05 (ch 0) 0x15 (ch 1) 0x25 (ch 2) 0x35 (ch 3) 0x45 (ch 4) 0x55 (ch 5)	Receive Control (read/write)	Reserved		DLOSDIS _n	ALOSDIS _n	RxCLKIN V_n	LOSMUT_ n	RxMON_n	REQEN_ n		
0x06 (ch 0) 0x16 (ch 1) 0x26 (ch 2) 0x36 (ch 3) 0x46 (ch 4) 0x56 (ch 5)	Block Control (read/write)	Reserved	CLKOUTE N_n	PRBSEN_ 0	RLB_n	LLB_n	E3_n	STS1/ DS3_n	SR/DR_n		
0x07 (ch 0) 0x17 (ch 1) 0x27 (ch 2) 0x37 (ch 3) 0x47 (ch 4) 0x57 (ch 5)	Jitter Attenuator Control (read/write)		Reserved		DFLCK_n	PNTRST_ n	JA1_n	JATx/Rx_n	JA0_n		
0x0A (ch 0) 0x1A (ch 1) 0x2A (ch 2) 0x3A (ch 3) 0x4A (ch 4) 0x5A (ch 5)	PRBS Error Count Reg. MSB	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8		
0x0B (ch 0) 0x1B (ch 1) 0x2B (ch 2) 0x3B (ch 3) 0x4B (ch 4) 0x5B (ch 5)	PRBS Error Count Reg. LSB	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0x0C (ch 0) 0x1C (ch 1) 0x2C (ch 2) 0x3C (ch 3) 0x4C (ch 4) 0x5C (ch 5)	PRBS Error Count Holding Register										



TABLE 18: REGISTER MAP DESCRIPTION - CHANNEL N

Address (Hex)	Түре	REGISTER NAME	BIT#	SYMBOL	DESCRIPTION	DEFAULT VALUE
			D0	DMOIE_n	If the Driver Monitor (connected to the output of the channel) detects the absence of pulses for 128 consecutive cycles, it will set the interrupt flag if this bit has been set.	0
0x01 (ch 0) 0x11 (ch 1)	R/W	Interrupt Enable	D1	RLOSIE_n	This flag will allow a loss of receive signal(for that channel) to send an interrupt to the Host when this bit is set.	0
0x21 (ch 2) 0x31 (ch 3) 0x41 (ch 4)		(source level)	D2	RLOLIE_n	This flag will allow a loss of lock condition to send an interrupt to the Host when this bit is set.	0
0x51 (ch 5)			D3	FLIE_n	Set this bit to enable the interrupt when the FIFO Limit of the Jitter Attenuator is within 2 bits of overflow/underflow condition.  Note: This bit field is ignored when the Jitter Attenuator is disabled.	0
			D4	PRBSERIE _n	Set this bit to enable the interrupt when the PRBS error is detected.	0
			D5	PRBSERC NTIE_n	Set this bit to enable the interrupt when the PRBS error count register saturates.	0
			D6-D7		Reserved	
			D0	DMOIS_n	If the Drive monitor circuot detects the absence of pulses for 128 consecutive cycles, t will set this interrupt status flag (if enabled) This bit is set on a change of state of the DMO circuit.	0
0x02 (ch 0)	Reset	Interrupt	D1	RLOSIS_n	This flag will indicate a change of "loss of Receive signal" to the Host when this bit is set.	0
0x12 (ch 1) 0x22 (ch 2) 0x32 (ch 3) 0x42 (ch 4) 0x52 (ch 5)	on Read	Status (source level)	D2	RLOLIS_n	This flag will allow a change in the loss of lock condition to send an interrupt to the Host when this bit is enabled.Loss of lock is defined as a difference of greater than 0.5% between the recovered clock and the channel's reference clock. Any change (return to lock) will trigger the interrupt status flag again.	0
			D3	FLIS_n	This bit will generate an interrupt if the jitter attenuator FIFO reaches (or leaves) a limit condition. This limit condition is defined as the FIFO being within two counts of full or empty.	0
			D4	PRBSERIS _n	This bit is set when the PRBS error occurs.	0
			D5	PRBSERC NTIS_n	This bit is set when the PRBS error count register saturates.	0
			D7-D6		Reserved	



Address (Hex)	Түре	REGISTER NAME	BIT#	SYMBOL	DESCRIPTION DEFAUL VALUE		
			D0	DMO_n	This bit is set when no transitions on the TTIP/TRING have been detected for 128 ± 32 TxCLK periods.It will be cleared when pulses resume.	0	
			D1	RLOS_n	This bit is set every time the receiver declares an LOS condition. It will be cleared when the signal is recognized again.	0	
0x03 (ch 0) 0x13 (ch 1) 0x23 (ch 2) 0x33 (ch 3)	Read Only	Alarm Status	D2	RLOL_n	This bit is set when the detected clock is greater than 0.5% oof frequency from the reference clock.By definition, the two frequencies are "not in lock" with each other. It will be cleared when they are "in lock" again	0	
0x43 (ch 4) 0x53 (ch 5)	0x43 (ch 4)		D3	FL_n	This bit is set when the FIFO reaches its limit. The limit is defined to be within two bits of either underflow or overflow.	0	
			D4	ALOS_n	This bit is set when the receiver declares that the Analog signal has degraded to the point that the signal has been lost.	0	
			D5	DLOS_n	This bit is set when no input signals have been received for 10 to 255 bit times in E3 or 100 to 250 bit times in DS3 or STS-1 modes. This is a complete lack of incoming pulses rather than signal attenuation (ALOS). It should be noted that this time period is built into the Analog detector for E3 mode. Even though DS3/STS-1 mode does not require analog detection level, but it is provided and could help to determine the "quality of the line" for DS/STS-1 applications.	0	
			D6	PRBSLS_n	This bit is set when the PRBS detector has been enabled and it is not in sync with the incoming data pattern. Once the sync is achieved, it will be cleared.	0	
			D7		Reserved		



Address (Hex)	Түре	REGISTER NAME	BIT#	SYMBOL	DESCRIPTION	DEFAULT VALUE
			D0	TxLEV_n	This bit should be set when the transmitter is driving a line greater than 225 feet in the DS3 or STS-1 modes. It is not active in E3 mode.	0
			D1	TxCLKINV _n	Set this bit to sample the data on TPOS/TNEG pins on the rising edge of TxCLK.Default is to sample on the falling edge of TxCLK.	0
0x04 (ch 0) 0x14 (ch 1) 0x24 (ch 2) 0x34 (ch 3)	R/W	Transmit Control	D2	TAOS_n	This bit should be set to transmit a continuous "all ones" data pattern. Timing will come from TxCLK if available otherwise from channel reference clock.	0
0x44 (ch 4) 0x54 (ch 5)			D3		Reserved	
0x34 (CH 3)			D4	INSPRBS_ n	This bit causes a single bit error to be inserted in the transmitted PRBS pattern if the PRBS generator/ detector has been enabled.	0
				TxMON_n	When set, this bit enables the DMO circuit to monitor its own channel's transmit driver. Otherwise, it uses the MTIP/MRING pins to monitor another channel or device.	0
			D7-D6		Reserved	
			D0	REQEN_n	This bit enables the Receiver Equalizer. When set, the equalizer boosts the high frequency components of the signal to make up for cable losses.  Note: See section 5.01 for detailed description.	0
0x05 (ch 0) R 0x15 (ch 1) 0x25 (ch 2)	R/W	Receive Control	D1	RxMON_n	Set this bit to place the Receiver in the monitoring mode. In this mode, it can process signals (at RTIP/RRING) with 20dB of flat loss. This mode allows the channel to act as monitor of aline without loading the circuit.	0
0x35 (ch 3) 0x45 (ch 4) 0x55 (ch 5)			D2	LOSMUT_ n	When set, the data on RPOS/RNEG is forced to zero when LOS occurs. Thus any residual noise on the line is not output as spurious data.  Note: If this bit has been set, it will remain set evan after the LOS condition is cleared.	0
			D3	RxCLKINV _n	When this bit is set, RPOS and RNEG will change on the falling edge of RCLK.Default is for the data to change on the rising edge of RCLK and be sampled by the terminal equipment on the falling edge of RCLK.	0
			D4	ALOSDIS_ n	This bit is set to disable the ALOS detector. This flag and the DLOSDIS are normally used in diagnostic mode. Normal operation of DS3 and STS-1 would have ALOS disabled.	0
				This bit disables the digital LOS detector. This would normally be disabled in E3 mode as E3 is a function of the level of the input.	0	
			D7-D6		Reserved	



Address (Hex)	Түре	REGISTER NAME	BIT#	SYMBOL		DESCRIPT	TION	DEFAULT VALUE	
			D0	D0 SR/DR_n Setting this bit configures the Receiver and Transmitter in Single-Rail (NRZ) mode.  Note: See section 4.0 for detailed description.				0	
				STS-1/ DS3_n	mode.  Note: This b	Setting this bit configures the channel into STS-1 mode.  Note: This bit field is ignored if the channel is configured to operate in E3 mode.			
			D2	E3_n	Setting this bi	t configures the	channel in E3 mode.	0	
0x06 (Ch 0) 0x16 (Ch 1)	R/W	Block Con- trol	D3	LLB_n	Setting this bi back mode.	Setting this bit configures the channel in Local Loop-			
0x26 (Ch 2) 0x36 (ch 3) 0x46 (ch 4) 0x56 (ch 5)			D4	RLB_n	This bit along mode as show	0			
( )					RLB_n	LLB_n	Loopback Mode		
					0	0	Normal Operation		
					0	1	Analog Local		
					1	0	Remote		
					1	1	Digital		
			D5	PRBSEN_ n	Setting this bit enables the PRBS generator/detector. When in E3 mode, an unframed 2 <sup>23</sup> -1 pattern is used. For DS3 and STS-1, unframed 2 <sup>15</sup> -1 pattern is used. This mode of operation will use TCLK for timing. One should insure that a stable frequency is provided. Looping this signal back to its own receive channel and using RCLK to generate TCLK will cause an unstable condition and should be avoided.			0	
			D6	CLKOUTE N_n	Set this bit to enable the CLKOUTs on a per channel basis. The frequency of the output clock is dependent on the configuration of the channels, either E3, DS3 or STS-1.			0	
			D7		1	Reserve	d		





Address (Hex)	Түре	REGISTER NAME	BIT#	SYMBOL	DESCRIPTION DEFAULT VALUE			DEFAULT VALUE
			D0	JA0_n		g with JA1_n b shown in the ta	oit configures the Jitter able below.	0
					JA0_n	JA1_n	Mode	
					0	0	16 bit FIFO	
0x07 (Ch 0)	R/W	Jitter			0	1	32 bit FIFO	
0x17 (Ch 1) 0x27 (Ch 2)		Attenuator			1	0	Disable Jitter Attenuator	
0x37 (ch 3) 0x47 (ch 4)					1	1	Disable Jitter Attenuator	
0x57 (ch 5)			D1	JATx/Rx_n			Jitter Attenuator in the n the Receive Path.	0
			D2	JA1_n		g with the JA0_ shown in the ta	n configures the Jitter ble.	0
			D3	PNTRST_n	_		O pointers to their initial All existing FIFO data is	0
			D4	DFLCK_n	This helps to	reduce the time quency when	fast locking of the PLL. e for the PLL to lock to the Jitter Attenuator	0
			D7-D5			Reserve	d	

# 7.0 ELECTRICAL CHARACTERISTICS

TABLE 19: ABSOLUTE MAXIMUM RATINGS

SYMBOL	Parameter	MIN	MAX	UNITS	COMMENTS
$V_{DD}$	Supply Voltage	-0.5	6.0	V	Note 1
V <sub>IN</sub>	Input Voltage at any Pin	-0.5	5.5	V	Note 1
I <sub>IN</sub>	Input current at any pin		100	mA	Note 1
S <sub>TEMP</sub>	Storage Temperature	-65	150	0C	Note 1
A <sub>TEMP</sub>	Ambient Operating Temperature	-40	85	0C	linear airflow 0 ft./min
Theta JA	Thermal Resistance		23	<sup>0</sup> C/W	linear air flow 0ft/min (See Note 3 below)
M <sub>LEVL</sub>	Exposure to Moisture	4		level	EIA/JEDEC JESD22-A112-A
ESD	ESD Rating	2000		V	Note 2

## Notes:

- 1. Exposure to or operating near the Min or Max values for extended period may cause permanent failure and impair reliability of the device.
- 2. ESD testing method is per MIL-STD-883D,M-3015.7
- 3. With Linear Air flow of 200 ft/min, reduce Theta JA by 20%, Theta JC is unchanged.

TABLE 20: DC ELECTRICAL CHARACTERISTICS:

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
$DV_DD$	Digital Supply Voltage	3.135	3.3	3.465	V
AV <sub>DD</sub>	Analog Supply Voltage	3.135	3.3	3.465	V
I <sub>CC</sub>	Supply current requirements		TBD	TBD	mA
P <sub>DD</sub>	Power Dissipation		TBD	TBD	W
V <sub>IL</sub>	Input Low Voltage			0.8	V
V <sub>IH</sub>	Input High Voltage	2.0		5.5	V
V <sub>OL</sub>	Output Low Voltage, I <sub>OUT</sub> = - 4mA			0.4	V
V <sub>OH</sub>	Output High Voltage, I <sub>OUT</sub> = 4 mA	2.4			V
ΙL	Input Leakage Current <sup>1</sup>			±10	μА
C <sub>I</sub>	Input Capacitance			10	pF
C <sub>L</sub>	Load Capacitance			10	pF

## Notes:

- 1. Not applicable for pins with pull-up or pull-down resistors.
- 2. The Digital inputs are TTL 5V compliant.



REV. 1.0.3

# **APPENDIX A**

**TABLE 21: TRANSFORMER RECOMMENDATIONS** 

PARAMETER	Value
Turns Ratio	1:1
Primary Inductance	40 μΗ
Isolation Voltage	1500 Vrms
Leakage Inductance	0.6 μΗ

**TABLE 22: TRANSFORMER DETAILS** 

PART NUMBER	VENDOR	Insulation	PACKAGE TYPE
PE-68629	PULSE	3000 V	Large Thru-hole
PE-65966	PULSE	1500 V	Small Thru-hole
PE-65967	PULSE	1500 V	SMT
T 3001	PULSE	1500 V	SMT
TG01-0406NS	HALO	1500 V	SMT
TTI 7601-SM	TransPower	1500 V	SMT

## TRANSFORMER VENDOR INFORMATION

**Pulse** 

**Corporate Office** 

12220 World Trade Drive

San Diego, CA 92128

Tel: (858)-674-8100

FAX: (858)-674-8262

**Europe** 

1 & 2 Huxley Road

The Surrey Research Park Guildford, Surrey GU2 5RE

United Kingdom

Tel: 44-1483-401700 FAX: 44-1483-401701



## REV. 1.0.3

# Asia

150 Kampong Ampat

#07-01/02

**KA Centre** 

Singapore 368324 Tel: 65-287-8998

Website: http://www.pulseeng.com

Halo Electronics Corporate Office P.O. Box 5826

Redwood City, CA 94063

Tel: (650)568-5800 FAX: (650)568-6165

Email: info@haloelectronics.com

Website: http://www.haloelectronics.com

**Transpower Technologies, Inc.** 

**Corporate Office** 

Park Center West Building 9805 Double R Blvd, Suite # 100

Reno, NV 89511

(800)500-5930 or (775)852-0140 **Email: info@trans-power.com** 


Website: http://www.trans-power.com

REV. 1.0.3

## ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT75L06IB	217 Lead BGA (23 x 23 mm)	- 40°C to + 85°C

#### PACKAGE DIMENSIONS - 23 X 23 MM 217 LEAD BGA PACKAGE



REV. 1.0.3

## **REVISIONS**

REVISION	DATE	COMMENTS
P1.0.0		Original
P1.0.2		Renamed the pins DJA and FSS. Included the Clock out and Clock enable function for the Single Frequency Mode.
P1.0.3		Changed the TxON pin from internal pull down to pull up.Changed the operation of TxON in Host Mode.Included internal monitoring feature.
P1.0.4		LOSMUT bit operation description was changed.
1.0.1	06/03	Removed the TQFP package information since no longer offered in TQFP.
1.0.2	10/30	Re-arranged the datasheet and finalized the electrical specifications.
1.0.3	03/04	Changed the Device ID to reflect the correct value. Edited the Moisture Level.

## **NOTICE**

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2004 EXAR Corporation

Datasheet March 2004.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.