

# 74HC154; 74HCT154

## 4-to-16 line decoder/demultiplexer

Rev. 06 — 12 February 2007

Product data sheet

### 1. General description

The 74HC154; 74HCT154 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL).

The 74HC154; 74HCT154 decoders accept four active HIGH binary address inputs and provide 16 mutually-exclusive active LOW outputs. The two-input enable gate can be used to strobe the decoder to eliminate the normal decoding 'glitches' on the outputs, or can be used for the expansion of the decoder.

The enable gate has two ANDed inputs which must be LOW to enable the outputs.

The 74HC154; 74HCT154 can be used as a 1-to-16 demultiplexer by using one of the enable inputs as the multiplexed data input.

When the other enable input is LOW, the addressed output will follow the state of the applied data.

### 2. Features

- 16-line demultiplexing capability
- Decodes 4 binary-coded inputs into 16 mutually-exclusive outputs
- Complies with JEDEC standard no. 7A
- Specified from  $-40\text{ }^{\circ}\text{C}$  to  $+85\text{ }^{\circ}\text{C}$  and  $-40\text{ }^{\circ}\text{C}$  to  $+125\text{ }^{\circ}\text{C}$
- ESD protection:
  - ◆ HBM EIA/JESD22-A114D exceeds 2000 V
  - ◆ MM EIA/JESD22-A115-A exceeds 200 V

### 3. Ordering information


Table 1. Ordering information

Type number	Package			Version
	Temperature range	Name	Description	
<b>74HC154</b>				
74HC154N	$-40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$	DIP24	plastic dual in-line package; 24 leads (600 mil)	SOT101-1
74HC154D	$-40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
74HC154DB	$-40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1
74HC154PW	$-40\text{ }^{\circ}\text{C}$ to $+125\text{ }^{\circ}\text{C}$	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1

**Table 1. Ordering information ...continued**

Type number	Package			Version
	Temperature range	Name	Description	
74HC154BQ	-40 °C to +125 °C	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; body 3.5 × 5.5 × 0.85 mm	SOT815-1
<b>74HCT154</b>				
74HCT154N	-40 °C to +125 °C	DIP24	plastic dual in-line package; 24 leads (600 mil)	SOT101-1
74HCT154D	-40 °C to +125 °C	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1
74HCT154DB	-40 °C to +125 °C	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1
74HCT154PW	-40 °C to +125 °C	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1
74HCT154BQ	-40 °C to +125 °C	DHVQFN24	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 × 5.5 × 0.85 mm	SOT815-1

## 4. Functional diagram



**Fig 1. Functional diagram**




Fig 2. Logic symbol




Fig 3. IEC logic symbol




Fig 4. Logic diagram

5. Pinning information

5.1 Pinning




Fig 5. Pin configuration for SO24, DIP24, SSOP24 and TSSOP24




Fig 6. Pin configuration for DHVQFN24

(1) The die substrate is attached to this pad using conductive die attach material. It cannot be used as a supply pin or input.

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
Y0	1	data output (active LOW)
Y1	2	data output (active LOW)
Y2	3	data output (active LOW)
Y3	4	data output (active LOW)
Y4	5	data output (active LOW)
Y5	6	data output (active LOW)
Y6	7	data output (active LOW)
Y7	8	data output (active LOW)
Y8	9	data output (active LOW)
Y9	10	data output (active LOW)
Y10	11	data output (active LOW)
GND	12	ground (0 V)
Y11	13	data output (active LOW)
Y12	14	data output (active LOW)

**Table 2.** Pin description ...continued

Symbol	Pin	Description
$\overline{Y13}$	15	data output (active LOW)
$\overline{Y14}$	16	data output (active LOW)
$\overline{Y15}$	17	data output (active LOW)
$\overline{E0}$	18	enable input (active LOW)
$\overline{E1}$	19	enable input (active LOW)
A3	20	address input
A2	21	address input
A1	22	address input
A0	23	address input
V <sub>CC</sub>	24	supply voltage

## 6. Functional description

**Table 3.** Function table<sup>[1]</sup>

Input						Output																
$\overline{E0}$	$\overline{E1}$	A0	A1	A2	A3	$\overline{Y0}$	$\overline{Y1}$	$\overline{Y2}$	$\overline{Y3}$	$\overline{Y4}$	$\overline{Y5}$	$\overline{Y6}$	$\overline{Y7}$	$\overline{Y8}$	$\overline{Y9}$	$\overline{Y10}$	$\overline{Y11}$	$\overline{Y12}$	$\overline{Y13}$	$\overline{Y14}$	$\overline{Y15}$	
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
		H	L	L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
		L	H	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
		H	H	L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
		L	L	H	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
		H	L	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
		L	H	H	L	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H
		H	H	H	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H
		L	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
		H	L	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
		L	H	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
		H	H	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
		L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H
		H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H
		L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H
		H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H

[1] H = HIGH voltage level  
 L = LOW voltage level  
 X = don't care.

## 7. Limiting values

**Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
$I_{IK}$	input clamping current	$V_I < -0.5\text{ V}$ or $V_I > V_{CC} + 0.5\text{ V}$	[1] -	$\pm 20$	mA
$I_{OK}$	output clamping current	$V_O < -0.5\text{ V}$ or $V_O > V_{CC} + 0.5\text{ V}$	[1] -	$\pm 20$	mA
$I_O$	output current	$-0.5\text{ V} < V_O < V_{CC} + 0.5\text{ V}$	[1] -	$\pm 25$	mA
$I_{CC}$	supply current		[1] -	50	mA
$I_{GND}$	ground current		[1] -	-50	mA
$T_{stg}$	storage temperature		-65	+150	°C
$P_{tot}$	total power dissipation	$T_{amb} = -40\text{ °C}$ to $+125\text{ °C}$	[2] -	300	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For DIP24 packages:  $P_{tot}$  derates linearly at 12 mW/K above 70 °C.

For SO24 packages:  $P_{tot}$  derates linearly at 8 mW/K above 70 °C.

For SSOP24 and TSSOP24 packages:  $P_{tot}$  derates linearly at 5.5 mW/K above 60 °C.

For DHVQFN24 packages:  $P_{tot}$  derates linearly at 4.5 mW/K above 60 °C.

## 8. Recommended operating conditions

**Table 5. Operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>74HC154</b>						
$V_{CC}$	supply voltage		2.0	5.0	6.0	V
$V_I$	input voltage		0	-	$V_{CC}$	V
$V_O$	output voltage		0	-	$V_{CC}$	V
$T_{amb}$	ambient temperature		-40	+25	+125	°C
$t_r$	rise time	$V_{CC} = 2.0\text{ V}$	-	-	1000	ns
		$V_{CC} = 4.5\text{ V}$	-	6.0	500	ns
		$V_{CC} = 6.0\text{ V}$	-	-	400	ns
$t_f$	fall time	$V_{CC} = 2.0\text{ V}$	-	-	1000	ns
		$V_{CC} = 4.5\text{ V}$	-	6.0	500	ns
		$V_{CC} = 6.0\text{ V}$	-	-	400	ns
<b>74HCT154</b>						
$V_{CC}$	supply voltage		4.5	5.0	5.5	V
$V_I$	input voltage		0	-	$V_{CC}$	V
$V_O$	output voltage		0	-	$V_{CC}$	V
$T_{amb}$	ambient temperature		-40	+25	+125	°C
$t_r$	input rise time	$V_{CC} = 4.5\text{ V}$	-	6.0	500	ns
$t_f$	input fall time	$V_{CC} = 4.5\text{ V}$	-	6.0	500	ns

## 9. Static characteristics

**Table 6. Static characteristics 74HC154**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>T<sub>amb</sub> = 25 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	V
		V <sub>CC</sub> = 4.5 V	3.15	2.4	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	0.8	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		V <sub>CC</sub> = 2.0 V; I <sub>O</sub> = -20 μA	1.9	2.0	-	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = -20 μA	4.4	4.5	-	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = -20 μA	5.9	6.0	-	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = -4.0 mA	3.98	4.32	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		V <sub>CC</sub> = 2.0 V; I <sub>O</sub> = 20 μA	-	0	0.1	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = 20 μA	-	0	0.1	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = 20 μA	-	0	0.1	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = 4.0 mA	-	0.15	0.26	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = 5.2 mA	-	0.16	0.26	V
I <sub>I</sub>	input leakage current	V <sub>CC</sub> = 6.0 V; V <sub>I</sub> = V <sub>CC</sub> or GND	-	-	±0.1	μA
I <sub>CC</sub>	supply current	V <sub>CC</sub> = 6.0 V; V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A	-	-	8.0	μA
C <sub>I</sub>	input capacitance		-	3.5	-	pF
<b>T<sub>amb</sub> = -40 °C to +85 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		V <sub>CC</sub> = 2.0 V; I <sub>O</sub> = -20 μA	1.9	-	-	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = -20 μA	4.4	-	-	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = -20 μA	5.9	-	-	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = -4.0 mA	3.84	-	-	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = -5.2 mA	5.34	-	-	V

**Table 6. Static characteristics 74HC154 ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		V <sub>CC</sub> = 2.0 V; I <sub>O</sub> = 20 μA	-	-	0.1	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = 20 μA	-	-	0.1	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = 20 μA	-	-	0.1	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = 4.0 mA	-	-	0.33	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = 5.2 mA	-	-	0.33	V
I <sub>I</sub>	input leakage current	V <sub>CC</sub> = 6.0 V; V <sub>I</sub> = V <sub>CC</sub> or GND	-	-	±1.0	μA
I <sub>CC</sub>	supply current	V <sub>CC</sub> = 6.0 V; V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A	-	-	80	μA
<b>T<sub>amb</sub> = -40 °C to +125 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		V <sub>CC</sub> = 2.0 V; I <sub>O</sub> = -20 μA	1.9	-	-	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = -20 μA	4.4	-	-	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = -20 μA	5.9	-	-	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = -4.0 mA	3.7	-	-	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = -5.2 mA	5.2	-	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		V <sub>CC</sub> = 2.0 V; I <sub>O</sub> = 20 μA	-	-	0.1	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = 20 μA	-	-	0.1	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = 20 μA	-	-	0.1	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = 4.0 mA	-	-	0.4	V
		V <sub>CC</sub> = 6.0 V; I <sub>O</sub> = 5.2 mA	-	-	0.4	V
I <sub>I</sub>	input leakage current	V <sub>CC</sub> = 6.0 V; V <sub>I</sub> = V <sub>CC</sub> or GND	-	-	±0.1	μA
I <sub>CC</sub>	supply current	V <sub>CC</sub> = 6.0 V; V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A	-	-	160	μA

**Table 7. Static characteristics 74HCT154**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>T<sub>amb</sub> = 25 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	1.6	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	1.2	0.8	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = -20 μA	4.4	4.5	-	V
		V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = -4 mA	3.98	4.32	-	V



**Table 7. Static characteristics 74HCT154 ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$V_{CC} = 4.5$ V; $I_O = 20$ $\mu$ A	-	0	0.1	V
		$V_{CC} = 4.5$ V; $I_O = 4$ mA	-	0.15	0.25	V
$I_I$	input leakage current	$V_{CC} = 5.5$ V; $V_I = V_{CC}$ or GND	-	-	$\pm 0.1$	$\mu$ A
$I_{CC}$	supply current	$V_{CC} = 5.5$ V; $V_I = V_{CC}$ or GND; $I_O = 0$ A	-	-	8.0	$\mu$ A
$\Delta I_{CC}$	additional supply current	per input pin; $V_{CC} = 4.5$ V to 5.5 V; $V_I = V_{CC} - 2.1$ V; $I_O = 0$ A	-	-	360	$\mu$ A
$C_I$	input capacitance		-	3.5	-	pF
<b><math>T_{amb} = -40</math> °C to <math>+85</math> °C</b>						
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5$ V to 5.5 V	2.0	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5$ V to 5.5 V	-	-	0.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$V_{CC} = 4.5$ V; $I_O = -20$ $\mu$ A	4.4	-	-	V
		$V_{CC} = 4.5$ V; $I_O = -4$ mA	3.84	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$V_{CC} = 4.5$ V; $I_O = 20$ $\mu$ A	-	-	0.1	V
		$V_{CC} = 4.5$ V; $I_O = 4$ mA	-	-	0.33	V
$I_I$	input leakage current	$V_{CC} = 5.5$ V; $V_I = V_{CC}$ or GND	-	-	$\pm 1.0$	$\mu$ A
$I_{CC}$	supply current	$V_{CC} = 5.5$ V; $V_I = V_{CC}$ or GND; $I_O = 0$ A	-	-	80	$\mu$ A
$\Delta I_{CC}$	additional supply current	per input pin; $V_{CC} = 4.5$ V to 5.5 V; $V_I = V_{CC} - 2.1$ V; $I_O = 0$ A	-	-	450	$\mu$ A
<b><math>T_{amb} = -40</math> °C to <math>+125</math> °C</b>						
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5$ V to 5.5 V	2.0	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5$ V to 5.5 V	-	-	0.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$V_{CC} = 4.5$ V; $I_O = -20$ $\mu$ A	4.4	-	-	V
		$V_{CC} = 4.5$ V; $I_O = -4$ mA	3.7	-	-	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$V_{CC} = 4.5$ V; $I_O = 20$ $\mu$ A	-	-	0.1	V
		$V_{CC} = 4.5$ V; $I_O = 4$ mA	-	-	0.4	V
$I_I$	input leakage current	$V_{CC} = 5.5$ V; $V_I = V_{CC}$ or GND	-	-	$\pm 1.0$	$\mu$ A
$I_{CC}$	supply current	$V_{CC} = 5.5$ V; $V_I = V_{CC}$ or GND; $I_O = 0$ A	-	-	160	$\mu$ A
$\Delta I_{CC}$	additional supply current	per input pin; $V_{CC} = 4.5$ V to 5.5 V; $V_I = V_{CC} - 2.1$ V; $I_O = 0$ A	-	-	490	$\mu$ A

10. Dynamic characteristics

Table 8. Dynamic characteristics

GND (ground = 0 V); C<sub>L</sub> = 50 pF unless otherwise specified; for test circuit, see Figure 9.

Symbol	Parameter	Conditions	25 °C			-40 °C to +125 °C			Unit
			Min	Typ	Max	Min	Max (85 °C)	Max (125 °C)	
<b>74HC154</b>									
t <sub>pd</sub>	propagation delay	An to $\overline{Yn}$ ; see Figure 7	[1]						
		V <sub>CC</sub> = 2.0 V	-	36	150	-	190	225	ns
		V <sub>CC</sub> = 4.5 V	-	13	30	-	38	45	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	11	-	-	-	-	ns
		V <sub>CC</sub> = 6.0 V	-	10	26	-	33	38	ns
		$\overline{En}$ to $\overline{Yn}$ ; see Figure 8							
		V <sub>CC</sub> = 2.0 V	-	39	150	-	190	225	ns
		V <sub>CC</sub> = 4.5 V	-	14	30	-	38	45	ns
t <sub>t</sub>	transition time	see Figure 7 and 8	[2]						
		V <sub>CC</sub> = 2.0 V	-	19	75	-	95	110	ns
		V <sub>CC</sub> = 4.5 V	-	7	15	-	19	22	ns
C <sub>PD</sub>	power dissipation capacitance	per gate; V <sub>I</sub> = GND to V <sub>CC</sub>	[3]	60	-	-	-	-	pF
		V <sub>CC</sub> = 6.0 V	-	11	26	-	33	38	ns
		V <sub>CC</sub> = 6.0 V	-	11	26	-	33	38	ns
<b>74HCT154</b>									
t <sub>pd</sub>	propagation delay	An to $\overline{Yn}$ ; see Figure 7	[1]						
		V <sub>CC</sub> = 4.5 V	-	16	35	-	44	53	ns
		V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	13	-	-	-	-	ns
		$\overline{En}$ to $\overline{Yn}$ ; see Figure 8							
		V <sub>CC</sub> = 4.5 V	-	15	32	-	40	48	ns
t <sub>t</sub>	transition time	V <sub>CC</sub> = 5 V; C <sub>L</sub> = 15 pF	-	13	-	-	-	ns	
		see Figure 7 and 8	[2]						
C <sub>PD</sub>	power dissipation capacitance	V <sub>CC</sub> = 4.5 V	-	7	15	-	19	22	ns
		per gate; V <sub>I</sub> = GND to (V <sub>CC</sub> - 1.5 V)	[3]	60	-	-	-	-	pF

[1] t<sub>pd</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>

[2] t<sub>t</sub> is the same as t<sub>TLH</sub> and t<sub>THL</sub>

[3] C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW).

$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$  where:

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of load switching outputs;


$\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

11. Waveforms



Measurement points are given in [Table 9](#).

**Fig 7. Propagation delay address input (An) to output (Yn) and transition time output (Yn)**





Measurement points are given in [Table 9](#).

**Fig 8. Propagation delay enable input (En) to output (Yn) and transition time output (Yn)**

**Table 9. Measurement points**

Type	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74HC154	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74HCT154	1.3 V	1.3 V



001aad983

Test data is given in [Table 10](#).

Definitions for test circuit:

$R_T$  = Termination resistance; should be equal to output impedance  $Z_o$  of the pulse generator.

$C_L$  = Load capacitance including jig and probe capacitance.

$R_L$  = Load resistor.


S1 = Test selection switch.

**Fig 9. Load circuitry for measuring switching times**


**Table 10. Test data**

Type	Input		Load		S1 position
	$V_I$	$t_r, t_f$	$C_L$	$R_L$	$t_{PHL}, t_{PLH}$
74HC154	$V_{CC}$	6 ns	15 pF, 50 pF	1 k $\Omega$	open
74HCT154	3 V	6 ns	15 pF, 50 pF	1 k $\Omega$	open

## 12. Application information



**Fig 10. 1-of-16 decoder; LOW level output selected**



**Fig 11. 1-of-16 demultiplexer; logic level on selected outputs follow the logic level on the data input**

13. Package outline

DIP24: plastic dual in-line package; 24 leads (600 mil)

SOT101-1




Fig 12. Package outline SOT101-1 (DIP24)

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1




Fig 13. Package outline SOT137-1 (SO24)

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm

SOT340-1




Fig 14. Package outline SOT340-1 (SSOP24)



TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1




Fig 15. Package outline SOT355-1 (TSSOP24)

DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm

SOT815-1




Fig 16. Package outline SOT815-1 (DHVQFN24)

## 14. Abbreviations

**Table 11. Abbreviations**

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model

## 15. Revision history

**Table 12. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT154_6	20070212	Product data sheet	-	74HC_HCT154_5
Modifications:	<ul style="list-style-type: none"> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> <li><a href="#">Table 3 on page 5</a>: Corrected errors in output information.</li> </ul>			
74HC_HCT154_5	20041012	Product specification	-	74HC_HCT154_4
74HC_HCT154_4	20041005	Product specification	-	74HC_HCT154_3
74HC_HCT154_3	20040601	Product specification	-	74HC_HCT154_CNV_2

## 16. Legal information

### 16.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 17. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 18. Contents

<b>1</b>	<b>General description</b> .....	<b>1</b>
<b>2</b>	<b>Features</b> .....	<b>1</b>
<b>3</b>	<b>Ordering information</b> .....	<b>1</b>
<b>4</b>	<b>Functional diagram</b> .....	<b>2</b>
<b>5</b>	<b>Pinning information</b> .....	<b>4</b>
5.1	Pinning .....	4
5.2	Pin description .....	4
<b>6</b>	<b>Functional description</b> .....	<b>5</b>
<b>7</b>	<b>Limiting values</b> .....	<b>6</b>
<b>8</b>	<b>Recommended operating conditions</b> .....	<b>6</b>
<b>9</b>	<b>Static characteristics</b> .....	<b>7</b>
<b>10</b>	<b>Dynamic characteristics</b> .....	<b>10</b>
<b>11</b>	<b>Waveforms</b> .....	<b>11</b>
<b>12</b>	<b>Application information</b> .....	<b>13</b>
<b>13</b>	<b>Package outline</b> .....	<b>14</b>
<b>14</b>	<b>Abbreviations</b> .....	<b>19</b>
<b>15</b>	<b>Revision history</b> .....	<b>19</b>
<b>16</b>	<b>Legal information</b> .....	<b>20</b>
16.1	Data sheet status .....	20
16.2	Definitions .....	20
16.3	Disclaimers .....	20
16.4	Trademarks .....	20
<b>17</b>	<b>Contact information</b> .....	<b>20</b>
<b>18</b>	<b>Contents</b> .....	<b>21</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2007.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 12 February 2007

Document identifier: 74HC\_HCT154\_6