ADC1207S080

Single 12 bits ADC, up to 80 MHz with direct/ultra high IF sampling

Rev. 03 – 2 July 2012 Product data sheet

1. General description

The ADC1207S080 is a 12-bit Analog-to-Digital Converter (ADC) optimized for direct Input Frequency (IF) sampling and supporting the most demanding use conditions in ultra high IF radio transceivers for cellular infrastructure and other applications such as wireless infrastructure, optical networking and fixed telecommunication. Due to its broadband input capabilities, the ADC1207S080 is ideal for single and multiple carriers data conversion.

Operating at a maximum sampling rate of 80 MHz, analog input signals are converted into 12-bit binary coded digital words. All static digital inputs are CMOS compatible. All output signals are Low-Voltage Complementary Metal-Oxide Semiconductor (LVCMOS) compatible. The ADC1207S080 offers the most flexible acquisition control system because of its programmable Complete Conversion Signal (CCS) that allows to adjust the delay of the acquisition clock.

The ADC1207S080 offers the lowest input capacitance $(< 1 pF)$ and therefore the highest flexibility in front-end aliasing filter strategy because of its internal front-end buffer.

2. Features

- **12-bit resolution**
- Differential input with 375 MHz bandwidth
- 90 dB SFDR; 71 dB S/N (f_i = 225 MHz; f_{clk} = 80 MHz; B = 5 MHz)
- 74 dB SFDR; 66.5 dB S/N (f_i = 175 MHz; f_{cik} = 80 MHz; B = Nyquist)
- \blacksquare High speed sampling rate up to 80 MHz
- Internal front-end buffer (input capacitance ≤ 1 pF)
- **Programmable acquisition output clock (complete conversion signal)**
- Full-scale controllable from 1.5 V to 2 V (p-p); continuous scale
- \blacksquare Single 5 V power supply
- 3.3 V LVCMOS compatible digital outputs
- Binary or two's-complement LVCMOS outputs
- CMOS compatible static digital inputs
- Only 2 clock cycles latency
- Industrial temperature range from -40 °C to +85 °C
- HTQFP48 package

3. Applications

High speed analog to digital conversion for:

- \blacksquare Radio transceivers
- **N** Wireless infrastructure
- Cable modem
- Digital storage scope
- **Fixed telecommunication,**
- **Department** Optical networking
- Wireless Local Area Network (WLAN) infrastructure.
- General purpose applications

4. Ordering information

Table 1. Ordering information

5. Block diagram

Single 12 bits ADC, up to 80 MHz with direct/ultra high IF sampling

6. Pinning information

6.1 Pinning

6.2 Pin description

Table 2. Pin description

[1] P: power supply; G: ground; I: input; O: output.

7. Limiting values

[1] The supply voltages V_{CCA} and V_{CCD} may have any value between -0.5 V and +7.0 V provided that the supply voltage differences ΔV_{CC} are respected.

[2] The supply voltage V_{CCO} may have any value between -0.5 V and +5.0 V provided that the supply voltage differences ΔV_{CC} are respected.

8. Thermal characteristics

Table 4. Thermal characteristics

[1] In compliance with JEDEC test board, in free air.

9. Characteristics

Table 5. Characteristics

VCCA = 4.75 V to 5.25 V; VCCD = 4.75 V to 5.25 V; VCCO = 2.7 V to 3.6 V; AGND and DGND shorted together; Tamb = 40 C to +85 C; Vi(IN) Vi(INN) = 0.5 dBFS; Vref(fs) = VCCA 1.87 V; VI(cm) = VCCA 1.95 V; typical values measured at VCCA = VCCD = 5 V, VCCO = 3.3 V, Tamb = 25 C and CL = 10 pF; unless otherwise specified.

Table 5. Characteristics ...continued

*V*_{CCA} = 4.75 V to 5.25 V; V_{CCD} = 4.75 V to 5.25 V; V_{CCO} = 2.7 V to 3.6 V; AGND and DGND shorted together; T_{amb} = -40 °C *to +85 C; Vi(IN) Vi(INN) = 0.5 dBFS; Vref(fs) = VCCA 1.87 V; VI(cm) = VCCA 1.95 V; typical values measured at VCCA = VCCD = 5 V, VCCO = 3.3 V, Tamb = 25 C and CL = 10 pF; unless otherwise specified.*

Table 5. Characteristics ...continued

*V*_{CCA} = 4.75 V to 5.25 V; V_{CCD} = 4.75 V to 5.25 V; V_{CCO} = 2.7 V to 3.6 V; AGND and DGND shorted together; T_{amb} = -40 °C *to +85 C; Vi(IN) Vi(INN) = 0.5 dBFS; Vref(fs) = VCCA 1.87 V; VI(cm) = VCCA 1.95 V; typical values measured at VCCA = VCCD = 5 V, VCCO = 3.3 V, Tamb = 25 C and CL = 10 pF; unless otherwise specified.*

Table 5. Characteristics ... continued

 V_{CCA} = 4.75 V to 5.25 V; V_{CCD} = 4.75 V to 5.25 V; V_{CCO} = 2.7 V to 3.6 V; AGND and DGND shorted together; T_{amb} = -40 °C *to* +85 °C; $V_{i(IN)} - V_{i(INN)} = -0.5$ dBFS; $V_{ref(fs)} = V_{CCA} - 1.87$ V; $V_{l(cm)} = V_{CCA} - 1.95$ V; typical values measured at V_{CCA} = V_{CCD} = 5 V, V_{CCO} = 3.3 V, T_{amb} = 25 °C and C_L = 10 pF; unless otherwise specified.

[1] The circuit has two clock inputs: CLK and CLKN. There are 5 modes of operation:

a) PECL mode 1: (DC levels vary 1:1 with V_{CCD}) CLK and CLKN inputs are at differential PECL levels.

- b) PECL mode 2: (DC levels vary 1:1 with V_{CCD}) CLK input is at PECL level and sampling is taken on the falling edge of the clock input signal. A DC level of 3.65 V has to be applied on CLKN decoupled to GND via a 100 nF capacitor.
- c) PECL mode 3: (DC levels vary 1:1 with V_{CCD}) CLKN input is at PECL level and sampling is taken on the rising edge of the clock input signal. A DC level of 3.65 V has to be applied on CLK decoupled to GND via a 100 nF capacitor.
- d) Differential AC driving mode 4: When driving the CLK input directly and with any AC signal of minimum 1 V (p-p) and with a DC level of 2.5 V, the sampling takes place at the falling edge of the clock signal. When driving the CLKN input with the same signal, sampling takes place at the rising edge of the clock signal. It is recommended to decouple the CLKN or CLK input to DGND via a 100 nF capacitor.
- e) TTL mode 5: CLK input is at TTL level and sampling is taken on the falling edge of the clock input signal. In that case CLKN pin has to be connected to the ground.
- [2] Guaranteed by design.
- [3] The ADC input range can be adjusted with an external reference connected to pin FSIN. This voltage has to be referenced to V_{CCA}
- [4] Output data acquisition: the output data is available after the maximum delay of $t_{d(0)}$.
- [5] The -3 dB analog bandwidth is determined by the 3 dB reduction in the reconstructed output, the input being a full-scale sine wave.
- [6] The total harmonic distortion is obtained with the addition of the first five harmonics.
- [7] The signal-to-noise ratio takes into account all harmonics above five and noise up to Nyquist frequency.
- [8] Intermodulation measured relative to either tone with analog input frequencies f_i 1 and f_i 2. The two input signals have the same amplitude and the total amplitude of both signals provides full-scale to the converter (-6 dB below full-scale for each input signal). IMD3 is the ratio of the RMS value of either input tone to the RMS value of the worst case third order intermodulation product; IMD2 is the ratio of the RMS value of either input tone to the RMS value of the worst case second order intermodulation product.

10. Additional information relating to Table 5

Table 7. Mode selection

 $[1]$ X = don't care.

Single 12 bits ADC, up to 80 MHz with direct/ultra high IF sampling

The ADC1207S080 allows modifying the ADC full-scale. This could be done with FSIN (full-scale input) according to Figure 5.

The ADC1207S080 generates an adjustable clock output called Complete Conversion Signal (CCS), which can be used to control the acquisition of converted output data by the digital circuit connected to the ADC1207S080 output data bus. Two logic inputs, DEL0 and DEL1 pins, allow adjusting the delay of the edge of the CCS signal to achieve an optimal position in the stable, usable zone of the data.

11. Definitions

11.1 Static parameters

11.1.1 Integral Non-Linearity (INL)

It is defined as the deviation of the transfer function from a best fit straight line (linear regression computation). The INL of the code i is obtained from the equation:

$$
INL(i) = \frac{V_i(i) - V_i(ideal)}{S}
$$

where: S corresponds to the slope of the ideal straight line (code width); i corresponds to the code value; V_{i} is the input voltage.

11.1.2 Differential Non-Linearity (DNL)

It is the deviation in code width from the value of 1 LSB.

$$
DNL(i) = \frac{V_i(i+1) - V_i(i)}{S}
$$

where: V_i is the input voltage; i from 0 to $(2^n - 2)$.

11.2 Dynamic parameters

Figure 7 shows the spectrum of a single tone full-scale input sine wave with frequency f, conforming to coherent sampling ($f/f_s = M/N$, with M number of cycles and N number of samples, M and N being relatively prime), and digitized by the ADC under test.

Remark: In the following equations, P_{noise} is the power of the terms which include the effects of random noise, non-linearities, sampling time errors, and 'quantization noise'.

11.2.1 SIgnal-to-Noise And Distortion (SINAD)

The ratio of the output signal power to the noise plus distortion power for a given sample rate and input frequency, excluding the DC component:

$$
SINAD[dB] = 10log_{10}\left(\frac{P_{signal}}{P_{noise + distortion}}\right)
$$

11.2.2 Effective Number Of Bits (ENOB)

It is derived from SINAD and gives the theoretical resolution an ideal ADC would require to obtain the same SINAD measured on the real ADC. A good approximation gives:

$$
ENOB = \frac{SINAD - 1.76}{6.02}
$$

11.2.3 Total Harmonic Distortion (THD)

The ratio of the power of the harmonics to the power of the fundamental. For $k - 1$ harmonics the THD is:

$$
THD[dB] = 10log_{10}\left(\frac{P_{harmonics}}{P_{signal}}\right)
$$

where:

$$
P_{harmonics} = \alpha_2^2 + \alpha_3^2 + \dots + \alpha_k^2
$$

$$
P_{signal} = \alpha_I^2
$$

The value of k is usually 6 (i.e. calculation of THD is done on the first 5 harmonics).

11.2.4 Signal-to-Noise ratio (S/N)

The ratio of the output signal power to the noise power, excluding the harmonics and the DC component is:

$$
S/N[dB] = 10log_{10}\left(\frac{P_{signal}}{P_{noise}}\right)
$$

11.2.5 Spurious Free Dynamic Range (SFDR)

The number SFDR specifies available signal range as the spectral distance between the amplitude of the fundamental and the amplitude of the largest spurious harmonic and non-harmonic, excluding DC component:

$$
SFDR[dB] = 20log_{10}\left(\frac{\alpha_1}{max(S)}\right)
$$

Single 12 bits ADC, up to 80 MHz with direct/ultra high IF sampling

11.2.6 IMD2 (IMD3)

From a dual tone input sinusoid (f_{t1} and f_{t2} , these frequencies being chosen according to the coherence criterion), the intermodulation distortion products IMD2 and IMD3 (respectively, 2nd and 3rd order components) are defined, as follows.

The ratio of the RMS value of either tone to the RMS value of the worst second (third) order intermodulation product.

The total InterModulation Distortion (IMD) is given by:

$$
IMD[dB] = 10log_{10}\left(\frac{P_{intermod}}{P_{signal}}\right)
$$

where:

$$
P_{intermod} = \alpha_{im(f_{t1} - f_{t2})}^2 - \alpha_{im(f_{t1} + f_{t2})}^2 + \alpha_{im(f_{t1} - 2f_{t2})}^2 + \alpha_{im(f_{t1} + 2f_{t2})}^2 + \dots
$$

$$
\dots + \alpha_{im(2f_{t1} - f_{t2})}^2 + \alpha_{im(2f_{t1} + f_{t2})}^2
$$

with $\alpha^2_{im(f_{t\bar t})}$ corresponding to the power in the intermodulation component at frequency f_t.

$$
P_{signal} = \alpha_{f_{t1}}^2 + \alpha_{f_{t2}}^2
$$

12. Application information

12.1 ADC1207S080 in 3G radio receivers

The ADC1207S080 has been proven in many 3G radio receivers with various operating conditions regarding Input Frequency (IF), signal IF bandwidth and sampling frequency. The ADC1207S080 is provided with a maximum analog input signal frequency of 400 MHz. It allows a significant cost-down of the RF front-end, from two mixers to only one, even in multi-carriers architecture.

Table 9 describes some possible applications with the ADC1207S080 in high IF sampling mode.

Table 9. Examples of possible fⁱ , fclk, IF BW combinations supported

[1] IF bandwidth corresponds to the observed area on the ADC output spectrum.

For a dual carrier Wideband-Code-Division-Multiple-Access (W-CDMA) receiver, the most important parameters are sensitivity and Adjacent Channel Selectivity (ACS). The sensitivity is defined as the lowest detectable signal level. In W-CDMA, it can be far below the noise floor. This difference, between the sensitivity and the noise floor, is defined by the Sensitivity-to-Noise Ratio (SENR). Its value is negative due to the gain processing. The Adjacent Channel Power Ratio (ACPR) is the difference between the full-scale -3 dB peak and the noise floor. It represents the ratio of the adjacent-channel power and the average power level of the channel. The ACS is defined by the sum of SENR and ACPR.

Single 12 bits ADC, up to 80 MHz with direct/ultra high IF sampling

13. Package outline

Fig 11. Package outline SOT545-2 (HTQFP48)

14. Revision history

15. Contact information

For more information or sales office addresses, please visit: **<http://www.idt.com>**

Single 12 bits ADC, up to 80 MHz with direct/ultra high IF sampling

16. Contents

