











CSD19531KCS

SLPS407C - SEPTEMBER 2013 - REVISED MARCH 2017

CSD19531KCS 100-V N-Channel NexFET™ Power MOSFET

Features


- Ultra-Low Qa and Qad
- Low-Thermal Resistance
- Avalanche Rated
- Lead-Free Terminal Plating
- **RoHS Compliant**
- Halogen Free
- TO-220 Plastic Package

Applications

- Secondary Side Synchronous Rectifier
- Hot Swap Telecom
- Motor Control

Description

This 100-V, 6.4-m Ω , TO-220 NexFETTM power MOSFET is designed to minimize losses in power conversion applications.



$R_{DS(on)}$ vs V_{GS} 20 $T_C = 25^{\circ}C, I_D = 60A$ (MΩ) 18 $T_C = 125^{\circ}C, I_D = 60A$ 16 R_{DS(on)} - On-State Resistance 14 12 10 8 6 4 2 0 8 10 12 V_{GS} - Gate-to- Source Voltage (V) G001

Product Summary

T _A = 25°	С	TYPICAL VA	UNIT	
V_{DS}	Drain-to-Source Voltage 100			
Q_g	Gate Charge Total (10 V) 37			
Q _{gd}	Gate Charge Gate-to-Drain	7.5	nC	
В	Drain-to-Source On Resistance	$V_{GS} = 6 V$	7.3	mΩ
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 10 V 6.4		11177
V _{GS(th)}	Threshold Voltage		V	

Device Information⁽¹⁾

DEVICE	PACKAGE	MEDIA	QTY	SHIP
CSD19531KCS	TO-220 Plastic Package	Tube	50	Tube

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Absolute Maximum Ratings

25°C			
	VALUE	UNIT	
Drain-to-Source Voltage	100	٧	
Gate-to-Source Voltage	±20	٧	
Continuous Drain Current (Package Limited)	100		
Continuous Drain Current (Silicon Limited), T _C = 25°C	110	Α	
Continuous Drain Current (Silicon Limited), $T_C = 100$ °C	78		
Pulsed Drain Current ⁽¹⁾	285	Α	
Power Dissipation	214	W	
Operating Junction, Storage Temperature	-55 to 175	°C	
Avalanche Energy, Single Pulse $I_D=60~A,~L=0.1~mH,~R_G=25~\Omega$	180	mJ	
	Gate-to-Source Voltage Continuous Drain Current (Package Limited) Continuous Drain Current (Silicon Limited), $T_C = 25^{\circ}C$ Continuous Drain Current (Silicon Limited), $T_C = 100^{\circ}C$ Pulsed Drain Current(1) Power Dissipation Operating Junction, Storage Temperature Avalanche Energy, Single Pulse	Gate-to-Source Voltage ± 20 Continuous Drain Current (Package Limited) 100 Continuous Drain Current (Silicon Limited), $T_C = 25^{\circ}C$ Continuous Drain Current (Silicon Limited), $T_C = 100^{\circ}C$ Pulsed Drain Current ⁽¹⁾ 285 Power Dissipation 214 Operating Junction, Storage Temperature Avalanche Energy, Single Pulse	

(1) Max $R_{\theta JC}$ = 0.7º C/W, pulse duration ≤ 100 μs , duty cycle ≤

Gate Charge






Table of Contents

1	Features 1	6	Device and Documentation Support
2	Applications 1		6.1 Receiving Notification of Documentation Updates 7
	Description 1		6.2 Community Resources
	Revision History2		6.3 Trademarks
	Specifications		6.4 Electrostatic Discharge Caution
	5.1 Electrical Characteristics3		6.5 Glossary
	5.2 Thermal Information	7	Mechanical, Packaging, and Orderable Information
	5.3 Typical MOSFET Characteristics		7.1 KCS Package Dimensions

4 Revision History

Cr	nanges from Revision B (June 2014) to Revision C	Page
•	Added Receiving Notification of Documentation Updates section and Community Resources section to the Device and Documentation Support section	7
•	Changed package drawing in KCS Package Dimensions section	8
 Added Receiving Notification of Documentation Updates section and Community Resources section to the Device and Documentation Support section	Page	
Added Receiving Notification of Documentation Updates section and Community Resources section to the Device and Documentation Support section Changed package drawing in KCS Package Dimensions section Changes from Revision A (May 2014) to Revision B Added value for max Q _g	3	
	Page	
•	Updated the silicon limited currents to reflect increase in device operating temperature range	1
•	Increased pulsed current to reflect new conditions	1
•	Increased max power dissipation to reflect new conditions	1
•	Increased operating and junction temperature range to 175°C	1
•	Updated the pulsed drain current conditions	1
•	Changed Figure 1 from a normalized $R_{\theta JA}$ curve to a normalized $R_{\theta JC}$ curve	4
•	Updated Figure 6 to reflect increase in device operating temperature range	5
•	Updated Figure 8 to reflect increase in device operating temperature range	5
•	Updated Figure 10 to reflect measured SOA data	6
	Undated Figure 12 to reflect increase in device apprating temperature range	-

Product Folder Links: CSD19531KCS

ioniil Documentation Feedback



5 Specifications

5.1 Electrical Characteristics

 $T_A = 25$ °C (unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
STATIC	CHARACTERISTICS	,	ı		
BV _{DSS}	Drain-to-source voltage	V _{GS} = 0 V, I _D = 250 μA	100		V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 80 V		1	μА
I _{GSS}	Gate-to-source leakage current	$V_{DS} = 0 \ V, \ V_{GS} = 20 \ V$		100	nA
V _{GS(th)}	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.2 2.7	3.3	V
Б	Dunin to account on marietanes	V _{GS} = 6 V, I _D = 60 A	7.3	8.8	0
R _{DS(on)}	Drain-to-source on resistance	V _{GS} = 10 V, I _D = 60 A	6.4	7.7	mΩ
9 _{fs}	Transconductance	V _{DS} = 10 V, I _D = 60 A	137		S
DYNAMI	IC CHARACTERISTICS		•	,	
C _{iss}	Input capacitance		2980	3870	pF
C _{oss}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}$	560	728	pF
C _{rss}	Reverse transfer capacitance		13	17	pF
R _G	Series gate resistance		1.3	2.6	Ω
Q_g	Gate charge total (10 V)		38	49	nC
Q _{gd}	Gate charge gate-to-drain	V 50 V 1 60 A	7.5		nC
Q _{gs}	Gate charge gate-to-source	$V_{DS} = 50 \text{ V}, I_D = 60 \text{ A}$	11.9		nC
Q _{g(th)}	Gate charge at V _{th}		7.3		nC
Q _{oss}	Output charge	V _{DS} = 50 V, V _{GS} = 0 V	98		nC
t _{d(on)}	Turnon delay time		8.4		ns
t _r	Rise Time	V _{DS} = 50 V, V _{GS} = 10 V,	7.2		ns
t _{d(off)}	Turnoff delay time	$I_{DS} = 60 \text{ A}, R_G = 0 \Omega$	16		ns
t _f	Fall time		4.1		ns
DIODE O	CHARACTERISTICS			·	
V_{SD}	Diode forward voltage	I _{SD} = 60 A, V _{GS} = 0 V	0.9	1	V
Q _{rr}	Reverse recovery charge	V _{DS} = 50 V, I _F = 60 A,	270		nC
t _{rr}	Reverse recovery time	di/dt = 300 A/μs	83		ns

5.2 Thermal Information

 $T_A = 25$ °C (unless otherwise stated)


	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance			0.7	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance			62	°C/W


Product Folder Links: CSD19531KCS




5.3 Typical MOSFET Characteristics

 $T_A = 25$ °C (unless otherwise stated)








Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)





Typical MOSFET Characteristics (continued)

 $T_A = 25$ °C (unless otherwise stated)




Figure 12. Maximum Drain Current vs Temperature

Product Folder Links: CSD19531KCS



6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

6.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


Product Folder Links: CSD19531KCS



7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

7.1 KCS Package Dimensions



4222214/A 10/2015

Notes:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Reference JEDEC registration TO-220.

Table 1. Pin Configuration

	=
POSITION	DESIGNATION
Pin 1	Gate
Pin 2 / Tab	Drain
Pin 3	Source

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD19531KCS	ACTIVE	TO-220	KCS	3	50	RoHS-Exempt & Green	SN	N / A for Pkg Type	-55 to 175	CSD19531KCS	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CSD19531KCS	KCS	TO-220	3	50	532	34.1	700	9.6
CSD19531KCS	KCS	TO-220	3	50	532	34.1	700	9.6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated