SLLS007D - JULY 1985 - REVISED APRIL 1998

- Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11
- Designed to Operate up to 20 Mbaud
- 3-State TTL Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Complementary Output-Enable Inputs
- Improved Replacement for the AM26LS31

D OR N PACKAGE (TOP VIEW) 16 🛮 V_{CC} 1Y 🛮 2 15 **1** 4A 1Z**∏**3 14 **1** 4Y G **∏**4 13 **∏** 4Z 2Z 🛮 5 12 🛮 🗖 2Y [6 11 3Z 2A **∏** 7 10 3Y 9 **1** 3A GND [18

description

The four differential line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines. They meet the requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendations V.11 and are compatible with 3-state TTL circuits. Advanced low-power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 mA, while typical propagation delay time is less than 10 ns.

High-impedance inputs maintain low input currents, less than 1 μ A for a high level and less than 100 μ A for a low level. Complementary output-enable inputs (G and \overline{G}) allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 Mbit/s and is designed to operate with the SN75ALS193 quadruple line receiver.

The SN75ALS192 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each driver)

| INPUT | ENAI | BLES | OUTPUTS | | |
|-------|------|------|---------|---|--|
| Α | G | G | Y | Z | |
| Н | Н | Х | Н | L | |
| L | Н | X | L | Н | |
| Н | Х | L | Н | L | |
| L | Х | L | L | Н | |
| Х | L | Н | Z | Z | |


H = high level, L = low level, X = irrelevant, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage, V _{CC} (see Note 1) | 7 V |
|--|------------------------------|
| Input voltage, V _I | |
| Off-state output voltage | 6 V |
| Continuous total dissipation | See Dissipation Rating Table |
| Storage temperature range, T _{stg} | |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values except differential output voltage, VOD, are with respect to network ground terminal.

DISSIPATION RATING TABLE

| PACKAGE | $T_A \le 25^{\circ}C$ POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | T _A = 125°C POWER RATING |
|---------|------------------------------------|--|---------------------------------------|--|
| D | 950 mW | 7.6 mW/°C | 608 mW | N/A |
| N | 1150 mW | 9.2 mW/°C | 736 mW | N/A |

recommended operating conditions

| | MIN | NOM | MAX | UNIT |
|--|------|-----|------|------|
| Supply voltage, V _{CC} | 4.75 | 5 | 5.25 | V |
| High level input voltage, V _{IH} | 2 | | | V |
| Low-level input voltage, V _{IL} | | | 0.8 | V |
| High-level output current, IOH | | | -20 | mA |
| Low-level output current, IOL | | | 20 | mA |
| Operating free-air temperature, T _A | 0 | | 70 | °C |



SLLS007D - JULY 1985 - REVISED APRIL 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST | CONDITIONS [†] | MIN | TYP‡ | MAX | UNIT |
|-------------------|---|-------------------------|---------------------------|------------------------|------|------|------|
| VIK | Input clamp voltage | $V_{CC} = MIN,$ | I _I = -18 mA | | | -1.5 | V |
| Vон | High-level output voltage | V _{CC} = MIN, | $I_{OH} = -20 \text{ mA}$ | 2.5 | | | V |
| VOL | Low-level output voltage | V _{CC} = MIN, | $I_{OL} = 20 \text{ mA}$ | | | 0.5 | V |
| Vo | Output voltage | $V_{CC} = MAX$, | IO = 0 | 0 | | 6 | V |
| IVOD1I | Differential output voltage | V _{CC} = MIN, | IO = 0 | 1.5 | | 6 | V |
| V _{OD2} | Differential output voltage | $R_L = 100 \Omega$, | See Figure 1 | 1/2 V _{OD1} o | r 2§ | | V |
| Δ V _{OD} | Change in magnitude of differential output voltage¶ | R _L = 100 Ω, | See Figure 1 | | | ±0.2 | V |
| Voc | Common-mode output voltage# | $R_L = 100 \Omega$, | See Figure 1 | | | ±3 | V |
| Δ VOC | Change in magnitude of common-mode output voltage¶ | R _L = 100 Ω, | See Figure 1 | | | ±0.2 | V |
| | Output ourset with names off | V 0 | VO = 6 V | | | 100 | |
| Ю | Output current with power off | ACC = 0 | V _O = -0.25 V | | | -100 | μΑ |
| 10= | Off-state (high-impedance state) output current | Vaa – MAY | V _O = 0.5 V | | | -20 | |
| loz | On-state (high-impedance state) output current | VCC = MAX | V _O = 2.5 V | | | 20 | μΑ |
| lį | Input current at maximum input voltage | $V_{CC} = MAX$, | V _I = 7 V | | | 100 | μΑ |
| ΙΗ | High-level input current | $V_{CC} = MAX$, | V _I = 2.7 V | | | 20 | μΑ |
| I _Ι Γ | Low-level input current | $V_{CC} = MAX$, | V _I = 0.4 V | | | -200 | μΑ |
| los | Short-circuit output current | $V_{CC} = MAX$ | | -30 | | -150 | mA |
| Icc | Supply current (all drivers) | $V_{CC} = MAX$, | All outputs disabled | | 26 | 45 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 2)

| | PARAMETER | TEST CONDIT | TIONS | MIN | TYP | MAX | UNIT |
|------------------|--|------------------------|------------------------|-----|-----|-----|------|
| tPLH | Propagation delay time, low-to-high-level output | S1 and S2 open, | C _L = 30 pF | | 6 | 13 | ns |
| tPHL | Propagation delay time, high-to-low-level output | S1 and S2 open, | C _L = 30 pF | | 9 | 14 | ns |
| | Output-to-output skew | S1 and S2 open, | C _L = 30 pF | | 3 | 6 | ns |
| tPZH | Output enable time to high level | S1 open and S2 closed | | | 11 | 15 | ns |
| tpZL | Output enable time to low level | S1 closed and S2 open | | | 16 | 20 | ns |
| ^t PHZ | Output disable time from high level | S1 open and S2 closed, | C _L = 10 pF | | 8 | 15 | ns |
| tPLZ | Output disable time from low level | S1 and S2 closed, | C _L = 10 pF | | 18 | 20 | ns |

[‡] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

[§] The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.

 $[\]P$ |VOD| and |VOC| are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level. # In ANSI Standard EIA/TIA-422-B, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage,

Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION






Figure 1. Differential and Common-Mode Output Voltages



VOLTAGE WAVEFORMS




NOTES: A. When measuring propagation delay times and skew, switches S1 and S2 are open.


- B. Each enable is tested separately.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. C_L includes probe and jig capacitance.
- E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50~\Omega,\,t_f \leq$ 15 ns, and $t_f \leq$ 6 ns.


Figure 2. Test Circuit and Voltage Waveforms




TYPICAL CHARACTERISTICS[†]









NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.


NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.


Figure 5

Figure 6

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

TYPICAL CHARACTERISTICS†






NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

NOTE B: The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

Figure 7 Figure 8

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

TYPICAL CHARACTERISTICS[†]




NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.


NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 9 Figure 10

[†]Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.


TYPICAL CHARACTERISTICS†







NOTE A: The A input is connected to GND during the testing of the Y outputs and to $V_{\hbox{\footnotesize{CC}}}$ during the testing of the Z outputs.

NOTE A: The A input is connected to GND during the testing of the Y outputs and to VCC during the testing of the Z outputs.







[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



TYPICAL CHARACTERISTICS

SUPPLY CURRENT vs FREQUENCY




Figure 15

29-Jul-2023 www.ti.com

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| | . , | | | | | ., | (6) | ., | | , | |
| SN75ALS192D | LIFEBUY | SOIC | D | 16 | 40 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75ALS192 | |
| SN75ALS192DR | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75ALS192 | Samples |
| SN75ALS192N | LIFEBUY | PDIP | N | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN75ALS192N | |
| SN75ALS192NE4 | LIFEBUY | PDIP | N | 16 | 25 | RoHS & Green | NIPDAU | N / A for Pkg Type | 0 to 70 | SN75ALS192N | |
| SN75ALS192NSR | ACTIVE | SO | NS | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 75ALS192 | Samples |
| SN75ALS192PWR | LIFEBUY | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | | V192 | |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 29-Jul-2023


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2023

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN75ALS192DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| SN75ALS192NSR | so | NS | 16 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN75ALS192PWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 3-Aug-2023




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN75ALS192DR | SOIC | D | 16 | 2500 | 340.5 | 336.1 | 32.0 |
| SN75ALS192NSR | so | NS | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| SN75ALS192PWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2023

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| SN75ALS192D | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |
| SN75ALS192N | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |
| SN75ALS192NE4 | N | PDIP | 16 | 25 | 506 | 13.97 | 11230 | 4.32 |

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP




- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOP



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated