	00100000 02002, 11, 11001 1001 11211	01			
<ul> <li>Contains Six D-Type Flip-Flops With Single-Rail Outputs</li> </ul>	D OR N PACKAGE (TOP VIEW)				
<ul> <li>Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators</li> </ul>	CLKEN [1 16] V <sub>CC</sub> 1Q 2 15 6Q 1D 3 14 6D 2D 4 13 5D				
<ul> <li>Buffered Common Enable Input</li> </ul>	2Q 5 12 5Q				
<ul> <li>Package Options Include Plastic Small-Outline Packages and Standard</li> </ul>	3D [ 6 11 ] 4D 3Q [ 7 10 ] 4Q				
Plastic 300-mil DIPs					

### description

The SN74F378 is a positive-edge-triggered D-type flip-flop with a clock enable (CLKEN) input. The SN74F378 is similar to the SN74F174 but features a common clock enable instead of a common clear.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if CLKEN is low. Clock triggering occurs at a particular voltage level and is not directly related to the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74F378 is characterized for operation from 0°C to 70°C.

(each flip-flop)								
I	OUTPUT							
CLKEN	CLK	D	Q					
Н	Х	Х	Q <sub>0</sub>					
L	$\uparrow$	Н	н					
L	$\uparrow$	L	L					
Х	L	Х	Q <sub>0</sub>					

**FUNCTION TABLE** 

## logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



## SN74F378 HEX D-TYPE FLIP-FLOP WITH CLOCK ENABLE SDFS030B – D2932, MARCH 1987 – REVISED OCTOBER 1993

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	
Current into any output in the low state	40 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
IIK	Input clamp current			-18	mA
IOH	High-level output current			-1	mA
IOL	Low-level output current			20	mA
Т <sub>А</sub>	Operating free-air temperature	0		70	°C



# **SN74F378 HEX D-TYPE FLIP-FLOP** WITH CLOCK ENABLE SDFS030B – D2932, MARCH 1987 – REVISED OCTOBER 1993

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			TYP†	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lj = – 18 mA			- 1.2	V
	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = – 1 mA	I mA 2.5 3.4			
VOH	$V_{CC} = 4.75 V,$	I <sub>OH</sub> = – 1 mA	2.7			V
V <sub>OL</sub>	$V_{CC} = 4.5 V,$	I <sub>OL</sub> = 20 mA		0.3	0.5	V
l	$V_{CC} = 5.5 V,$	$V_{I} = 7 V$			0.1	mA
IН	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μA
١ <sub>١L</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V			- 0.6	mA
IOS‡	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$	- 60		- 150	mA
ICC	V <sub>CC</sub> = 5.5 V,	See Note 2		30	45	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup>Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured with all outputs open, all data inputs and the enable input grounded, and the clock input at 4.5 V after being momentarily grounded.

### timing requirements

					V <sub>CC</sub> = 4.5 T <sub>A</sub> = MIN t	V to 5.5 V, o MAX§	UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	110	0	110	MHz
	CLK high	4		4			
tw	Pulse duration	CLK low			6		ns
		Data high or low	5		5		
<sup>t</sup> su	Setup time before CLK <sup>↑</sup>	CLKEN high	3.5		3.5		ns
		CLKEN low	5		5		
		Data high or low	1		1		
th	Hold time after CLK1 CLKEN high or low				0		ns

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL RL TA	C = 5 V, = 50 pF = 500 $\Omega$ = 25°C	, <u>)</u> ,	C <sub>L</sub> = 50 p R <sub>L</sub> = 500 g T <sub>A</sub> = MIN	<u>م</u> , to MAX§	UNIT
			MIN	TYP	MAX	MIN	MAX	
fmax			110	125		110		MHz
<sup>t</sup> PLH	CLK	Any 0	3.3	4.5	6.1	3.1	6.7	ns
<sup>t</sup> PHL		Any Q	3	4.2	6	2.9	6.1	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74F378D	OBSOLETE	SOIC	D	16	TBD	Call TI	Call TI
SN74F378DR	OBSOLETE	SOIC	D	16	TBD	Call TI	Call TI
SN74F378N	OBSOLETE	PDIP	Ν	16	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.

