

HIGH-SPEED 3.3V 64K x 9 DUAL-PORT STATIC RAM



LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

Features

 True Dual-Ported memory cells which allow simultaneous IDT70V18 easily expands data bus width to 18 bits or access of the same memory location more using the Master/Slave select when cascading more High-speed access than one device - Commercial: 15/20ns (max.) ٠ $M/\overline{S} = VH$ for **BUSY** output flag on Master, – Industrial: 20ns (max.) M/S = VIL for BUSY input on Slave Full on-chip bardware support of semaphore Low-power operation ignaling - IDT70V18L between ports Active: 440mW (typ.) Fully asynchronous operation from either port 1/11 -compatible, single 3.3V (±0.3V) power supply Standby: 660µW (typ.) Dual chip enables allow for depth expansion without Available in a 100-pin TOFP re range (-40°C to +85°C) is available external logic Industrial temperati Busy and Interrupt Flags or selected speeds • On-chip port arbitration logic ble, see ordering information Functional Block Diag rar R/₩L R/\overline{W}_R CEOL CEOR CE CE1R **OE**R I/O Control I/O I/O 0-8R Control $\overline{\text{BUSY}} R^{(1,2)}$ BUSYL 64Kx9 A15L A15R MEMORY Address Address : : Decoder ARRAY 70V18 Decoder AOL A OR 16, 16 ARBITRATION CEOLS INTERRUPT SCEOR SEMAPHORE CE1L S S CE1R LOGIC OEL ¢ R/₩L 5 ל R/₩R SEML **SEM**R $\overline{\mathsf{INT}}\,\mathsf{L}^{(2)}$ $\overline{INT} R^{(2)}$ $M/\overline{S}^{(1)}$

NOTES:

1. \overline{BUSY} is an input as a Slave (M/ \overline{S} =VIL) and an output when it is a Master (M/ \overline{S} =VIH).

2. BUSY and INT are non-tri-state totem-pole outputs (push-pull).

DECEMBER 2017

4854 drw 01



ndustrial and Commercial Temperature Range

Description

The IDT70V18 is a high-speed 64K x 9 Dual-Port Static RAM. The IDT70V18 is designed to be used as a stand-alone 576K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 18-bitor-more word system. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit or wider memory system applications results in fullspeed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access

for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (either \overline{CE} or CE1) permit the onchip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 440mW of power.

The IDT70V18 is packaged in a 100-pin Thin Quad Flatpack (TQFP).

Pin Configurations^(1,2,3)



- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

High-Speed 3.3V 64K x 9 Dual-Port Static RAM

Pin Names

Left Port	Right Port	Names		
CEOL, CE1L	CEOR, CE1R	Chip Enables		
R/WL	R/₩R	Read/Write Enable		
OEL	0E _R	Output Enable		
A0L - A15L	A0R - A15R	Address		
I/O0L - I/O8L	I/Oor - I/O8r	Data Input/Output		
SEM∟	SEM R	Semaphore Enable		
INTL	INT R	Interrupt Flag		
BUSYL	BUSYR	Busy Flag		
М	/ S	Master or Slave Select		
Vcc		Power		
Gi	ND	Ground		

4854 tbl 01

4854 tbl 02

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS ⁽³⁾	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Тји	Junction Temperature	+150	°C
Ιουτ	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.3V.
- 3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

Maximum Operating Temperature and Supply Voltage

Grade	Ambient Temperature ⁽¹⁾	GND	Vcc
Commercial	0° C to +70 $^{\circ}$ C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V
			4854 tbl 03

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	V
Vн	Input High Voltage	2.0		Vcc+0.3 ⁽²⁾	v
VIL	Input Low Voltage	-0.3(1)		0.8	V

4854 tbl 04

NOTES:

1. VIL \geq -1.5V for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 0.3V.

Capacitance⁽¹⁾ (TA = $+25^{\circ}$ C, f = 1.0MHz)

	(,		/		
Symbol	Parameter	Conditions	Max.	Unit		
CIN	Input Capacitance	VIN = 0V	9	pF		
COUT ⁽²⁾	Output Capacitance	Vout = 0V	10	pF		

NOTES:

1. This parameter is determined by device characterization but is not production tested.

2. COUT also references CI/O.

Industrial and Commercial Temperature Ranges

High-Speed 3.3V 64K x 9 Dual-Port Static RAM

Industrial and Commercial Temperature Range

Truth Table I – Chip Enable^(1,2)

CE	CE o	Œ1	Mode			
	Vı∟	Vн	Port Selected (TTL Active)			
L	L ≤ 0.2V ≥Vcc -0.2V Port Selected (CMOS Active)					
	Vн	х	Port Deselected (TTL Inactive)			
н	х	VIL	Port Deselected (TTL Inactive)			
	<u>></u> Vcc -0.2V	X ⁽³⁾	Port Deselected (CMOS Inactive)			
	X ⁽³⁾	<u><</u> 0.2V	Port Deselected (CMOS Inactive)			

NOTES:

1. Chip Enable references are shown above with the actual \overline{CE}_0 and CE1 levels; \overline{CE} is a reference only.

2. $'H' = V_{IH} and 'L' = V_{IL}$.

3. CMOS standby requires 'X' to be either \leq 0.2V or \geq Vcc-0.2V.

Truth Table II - Non-Contention Read/Write Control

	Inpu	uts ⁽¹⁾		Outputs	
CE ⁽²⁾	R∕ ₩	ŌĒ	SEM	I/O0-8	Mode
н	Х	Х	Н	High-Z	Deselected: Power-Down
L	L	Х	Н		Write to Memory
L	Н	L	Н	DATAOUT	Read Memory
х	х	Н	Х	High-Z	Outputs Disabled
NOTEO					4854 tbl 07

NOTES:

1. AOL — A15L \neq AOR — A15R

2. Refer to Chip Enable Truth Table.

<u>Truth Table III – Semaphore Read/Write Control⁽¹⁾</u>

	Inputs						
	R∕ ₩	ŌĒ	SEM	I/O0-8	Mode		
н	Н	L	L	DATAOUT	Read Semaphore Flag Data Out		
н	\uparrow	х	L	DATAℕ	Write I/Oo into Semaphore Flag		
L	Х	Х	L		Not Allowed		

NOTES:

1. There are eight semaphore flags written to I/Oo and read from all the I/Os (I/Oo-I/Oa). These eight semaphore flags are addressed by Ao-A2.

2. Refer to Chip Enable Truth Table.

4854 tbl 08

4854 tbl 06

Industrial and Commercial Temperature Range

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($Vcc = 3.3V \pm 0.3V$)

			70V18L		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current ⁽¹⁾	Vcc = 3.6V, VIN = 0V to Vcc		5	μA
ILO	Output Leakage Current	$\overline{C}\overline{E}^{(2)}$ = VIH, VOUT = 0V to VCC		5	μA
Vol	Output Low Voltage	IoL = +4mA		0.4	V
Vон	Output High Voltage	IoH = -4mA	2.4	_	V

NOTES:

1. At Vcc \leq 2.0V, input leakages are undefined.

2. Refer to Truth Table I - Chip Enable.

4854 tbl 09

4854 tbl 10

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(5)}$ (Vcc = 3.3V ± 0.3V)

				-	8L15 I Only	70V1 Co & I		
Symbol	Parameter	Test Condition	Version	Typ. ⁽¹⁾	Max.	Typ. ⁽¹⁾	Max.	Unit
lcc	Dynamic Operating Current	\overline{CE} = VIL, Outputs Disabled	COM'L L	145	235	135	205	mA
	(Both Ports Active)	$SEM = V_{H}$ f = fmax ⁽²⁾	IND L		-	135	220	
ISB1	Standby Current (Both Ports - TTL Level	$\frac{\overline{CE}_{L}}{SEM_{R}} = \overline{CE}_{R} = V_{H}$	COM'L L	40	70	35	55	mA
	Inputs)	$SEIVIR = SEIVIL = VIH$ $f = fmax^{(2)}$	IND L		-	35	65	
ISB2	Standby Current (One Port - TTL Level	$\overline{CE}^{"}A" = VIL \text{ and } \overline{CE}^{"}B" = VIH^{(4)}$	COM'L L	100	155	90	140	mA
	Inputs)	Active Port Outputs Disabled, f=fMAX ⁽²⁾ , SEMR = SEML = V⊪	IND L		-	90	150	
ISB3	Full Standby Current (Both Ports - All CMOS	Both Ports \overline{CE} and \overline{CE} \geq Vcc - 0.2V, VN \geq Vcc - 0.2V or VN \leq 0.2V, f = 0 ⁽³⁾	COM'L L	0.2	3.0	0.2	3.0	mA
	Level Inputs)	$\frac{V \otimes \underline{V}}{\text{SEM}_{R}} = \frac{V \otimes \underline{V}}{SE$	IND L			0.2	3.0	
ISB4	Full Standby Current (One Port - All CMOS	$\overline{\underline{CE}}_{\text{"A"}}^{\text{"A"}} \leq \underline{0.2V} \text{ and } \overline{\overline{CE}}_{\text{"B"}}^{\text{"B"}} \geq \text{Vcc} - 0.2\text{V}^{(4)},$	COM'L L	95	150	90	135	mA
	Level Inputs)	$\label{eq:second} \begin{split} \overline{SEMR} &= \overline{SEML} \geq Vcc - 0.2V, \\ V\mathbb{N} \geq Vcc - 0.2V \text{ or } V\mathbb{N} \leq 0.2V, \\ \text{Active Port Outputs Disabled, } f = f_{MAX}^{(2)} \end{split}$	IND L			90	145	

NOTES:

1. Vcc = 3.3V, TA = +25°C, and are not production tested. Icccc = 90mA (Typ.)

At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC Test Conditions" of input levels of GND to 3V.

3. f = 0 means no address or control lines change.

4. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

5. Refer to Truth Table I - Chip Enable.








Figure 1. AC Output Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) * Including scope and jig.

Waveform of Read Cycles⁽⁵⁾



Timing of Power-Up Power-Down



- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is de-asserted first \overline{CE} or \overline{OE} .
- 3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
- 5. $\overline{\text{SEM}} = \text{VIH}.$
- 6. Refer toTruth Table I Chip Enable.

High-Speed 3.3V 64K x 9 Dual-Port Static RAM

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

			70V18L15 Com'l Only		70V18L20 Com'l & Ind	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYCLE						
tRC	Read Cycle Time	15		20		ns
taa	Address Access Time		15		20	ns
tACE	Chip Enable Access Time ⁽³⁾		15		20	ns
taoe	Output Enable Access Time		10		12	ns
tон	Output Hold from Address Change	3		3		ns
tLZ	Output Low-Z Time ^(1,2)	3		3		ns
tHZ	Output High-Z Time ^(1,2)		10		10	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0		0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		15		20	ns
tSOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	10		10		ns
tsaa	Semaphore Address Access Time		15		20	ns

4854 tbl 12

4854 tbl 13

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage

			70V18L15 Com'l Only		70V18L20 Com'l & Ind	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE	Ξ					
twc	Write Cycle Time	15		20		ns
tew	Chip Enable to End-of-Write ⁽³⁾	12		15		ns
taw	Address Valid to End-of-Write	12		15		ns
tas	Address Set-up Time ⁽³⁾	0		0		ns
twp	Write Pulse Width	12		15		ns
twr	Write Recovery Time	0		0		ns
tDW	Data Valid to End-of-Write	10		15		ns
tHZ	Output High-Z Time ^(1,2)		10		10	ns
tDH	Data Hold Time ⁽⁴⁾	0		0		ns
twz	Write Enable to Output in High-Z ^(1,2)		10		10	ns
tow	Output Active from End-of-Write ^(1,2,4)	0		0		ns
tSWRD	SEM Flag Write to Read Time	5		5		ns
tsps	SEM Flag Contention Window	5		5		ns

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).

 $\label{eq:2.2} {\rm This}\, {\rm parameter}\, {\rm is}\, {\rm guaranteed}\, {\rm by}\, {\rm device}\, {\rm characterization}, {\rm but}\, {\rm is}\, {\rm not}\, {\rm production}\, {\rm tested}.$


3. To access RAM, \overline{CE} = VIL and \overline{SEM} = VIH. To access semaphore, \overline{CE} = VIH and \overline{SEM} = VIL. Either condition must be valid for the entire tew time.

4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.




Industrial and Commercial Temperature Range

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing^(1,5,8)




Timing Waveform of Write Cycle No. 2, **CE** Controlled Timing^(1,5)



- 1. R/\overline{W} or $\overline{CE} = V_{H}$ during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a $\overline{CE} = VIL$ and a $R/\overline{W} = VIL$ for memory array writing cycle.
- 3. two is measured from the earlier of \overline{CE} or $\overline{R/W}$ (or \overline{SEM} or $\overline{R/W}$) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM = VIL transition occurs simultaneously with or after the RW = VIL transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} or R/\overline{W} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If $\overline{OE} = V_{IL}$ during R/\overline{W} controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{OE} = V_{IH}$ during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$. tew must be met for either condition.
- 10. Refer to Truth Table I Chip Enable .

Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾




NOTES:

1. $\overline{CE} = V_{H}$ for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table).

2. "DATAOUT VALID" represents all I/O's (I/O0 - I/O8) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



NOTES:

1. DOR = DOL = VIL, $\overline{CE}L = \overline{CE}R = VIH$ (Refer to Chip Enable Truth Table).

2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".

3. This parameter is measured from R/W "A" or SEM "A" going HIGH to R/W "B" or SEM "B" going HIGH.

4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will be granted the semaphore flag.

High-Speed 3.3V 64K x 9 Dual-Port Static RAM

4854 tbl 14

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

		70V18L15 Com'l Only		70V18L20 Com'l & Ind			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
BUSY TIM	лING (M/ S =Vін)						
tBAA	BUSY Access Time from Address Match		15		20	ns	
tBDA	BUSY Disable Time from Address Not Matched		15		20	ns	
t BAC	BUSY Access Time from Chip Enable Low		15		20	ns	
tBDC	BUSY Access Time from Chip Enable High		15		17	ns	
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5		ns	
tBDD	BUSY Disable to Valid Data ⁽³⁾		15		17	ns	
twн	Write Hold After BUSY ⁽⁵⁾	12		15		ns	
BUSY TIM	/ING (M/ S =VIL)				-		
twв	BUSY Input to Write ⁽⁴⁾	0		0		ns	
twн	Write Hold After BUSY ⁽⁵⁾	12		15		ns	
PORT-TO	PORT DELAY TIMING						
twdd	Write Pulse to Data Delay ^(t)		30		45	ns	
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾		25		30	ns	

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and \overline{BUSY} (M/ \overline{S} = VIH)".

2. To ensure that the earlier of the two ports wins.


3. tBDD is a calculated parameter and is the greater of 0, twDD - twP (actual), or tDDD - tDw (actual).

4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".

5. To ensure that a write cycle is completed on port "B" after contention on port "A".




Timing Waveform of Write with Port-to-Port Read and $\overline{\text{BUSY}}$ (M/ $\overline{\text{S}}$ = VIH)^(2,4,5)




NOTES:

- 1. To ensure that the earlier of the two ports wins. tAPS is ignored for $M/\overline{S} = VIL$ (SLAVE).
- 2. $\overline{CE}_{L} = \overline{CE}_{R} = V_{IL}$, refer to Chip Enable Truth Table.
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If $M/\overline{S} = V_{IL}$ (slave), \overline{BUSY} is an input. Then for this example $\overline{BUSY}_{A^*} = V_{IH}$ and \overline{BUSY}_{B^*} input is shown above.
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


Timing Waveform of Write with $\overline{\textbf{BUSY}}$ (M/ $\overline{\textbf{S}}$ = VIL)



- 1. twn must be met for both $\overline{\text{BUSY}}$ input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.
- 3. twb is only for the 'slave' version.



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing $(M/S = VIH)^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2. If tAPS is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.

3. Refer to Truth Table I - Chip Enable.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range


			8L15 'I Only	70V1 Co &		
Symbol	Parameter	Max.	Min.	Max.	Unit	
INTERRUPT TI	MING					
tas	Address Set-up Time	0		0	_	ns
twn	Write Recovery Time	0		0	-	ns
tins	Interrupt Set Time		15	-	20	ns
tinn	Interrupt Reset Time		15		20	ns

4854 tbl 15

High-Speed 3.3V 64K x 9 Dual-Port Static RAM

Industrial and Commercial Temperature Range

Waveform of Interrupt Timing^(1,5)



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

2. Refer to Interrupt Truth Table.

- 3. Timing depends on which enable signal (\overline{CE} or R/ \overline{W}) is asserted last.
- 4. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is de-asserted first.

5. Refer to Truth Table I - Chip Enable.

				Right Port						
R∕ W L	Ē	ŌĒ∟	A15L-A0L	ĪNT∟	R∕ W R	CE R	OE R	A15R-A0R	INT R	Function
L	L	х	FFFF	х	х	х	х	х	L ⁽²⁾	Set Right INTR Flag
х	х	х	х	х	х	L	L	FFFF	H ⁽³⁾	Reset Right INTR Flag
х	х	х	х	L ⁽³⁾	L	L	х	FFFE	х	Set Left INT∟ Flag
х	L	L	FFFE	H ⁽²⁾	х	х	х	х	х	Reset Left INTL Flag

Truth Table IV — Interrupt Flag^(1,4,5)

NOTES:

1. Assumes $\overline{BUSY}_{L} = \overline{BUSY}_{R} = VIH$.

2. If $\overline{BUSY}_{L} = VIL$, then no change.

3. If $\overline{\text{BUSY}}_{R} = V_{IL}$, then no change.

4. \overline{INT}_{L} and \overline{INT}_{R} must be initialized at power-up.

© 2019 Renesas Electronics Corporation

5. Refer to Truth Table I - Chip Enable.

4854 tbl 16

High-Speed 3.3V 64K x 9 Dual-Port Static RAM

Truth Table V — Address **BUSY** Arbitration⁽⁴⁾

	In	puts	Out		
ĒĒ∟	CE R	AOL-A15L Aor-A15r	$\overline{\text{BUSY}}_{L^{(1)}}$	BUSY R ⁽¹⁾	Function
х	х	NO MATCH	Н	Н	Normal
Н	х	MATCH	н	н	Normal
х	Н	MATCH	н	н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ³⁾

NOTES:

4854 tbl 17

 Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70V18 are pushpull, not open drain outputs. On slaves the BUSY input internally inhibits writes.

 "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.

3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

4. Refer to Truth Table I - Chip Enable.

Truth Table VI — Example of Semaphore Procurement Sequence^(1,2,3)

Functions	Do - D8 Left	Do - D8 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

4854 tbl 18

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V18.

2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/O8). These eight semaphores are addressed by Ao - A2.

3. CE = VIH, SEM = VIL to access the semaphores. Refer to Truth Table III - Semaphore Read/Write Control.

Functional Description

The IDT70V18 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V18 has an automatic power down feature controlled by \overline{CE} . The \overline{CE}_0 and CE1 control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = VIH$). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is asserted when the right port writes to memory location

FFFE (HEX), where a write is defined as $\overline{CE}R = R/\overline{W}R = VIL$ per the Truth Table. The left port clears the interrupt through access of address location FFFE when $\overline{CE}L = \overline{OE}L = VIL$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag ($\overline{INT}R$) is asserted when the left port writes to memory location FFFF (HEX) and to clear the interrupt flag ($\overline{INT}R$), the right port must read the memory location FFFF. The message (9 bits) at FFFE or FFFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations FFFE and FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table IV for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The \overline{BUSY} pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a \overline{BUSY} indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of \overline{BUSY} logic is not desirable, the \overline{BUSY} logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins HIGH. If desired, unintended write operations can be prevented to a port by tying the \overline{BUSY} pin for that port LOW.

The BUSY outputs on the IDT70V18 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the $\overline{\text{BUSY}}$ indication for the resulting array requires the use of an external AND gate.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V18 RAMs.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V18 RAM array in width while using \overline{BUSY} logic, one master part is used to decide which side of the RAMs array will receive a \overline{BUSY} indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT70V18 RAM the \overline{BUSY} pin is an output if the part is used as a master (M/ \overline{S} pin = VIH), and the \overline{BUSY} pin is an input if the part used as a slave (M/ \overline{S} pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating \overline{BUSY} on one side of the array and another master indicating \overline{BUSY} on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The BUSY arbitration on a master is based on the chip enable and

address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a \overline{BUSY} flag to be output from the master before the actual write pulse can be initiated with the R/\overline{W} signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V18 is an extremely fast Dual-Port 64K x 9 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, with both ports being completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table III where \overline{CE} and \overline{SEM} are both HIGH.

Systems which can best use the IDT70V18 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V18s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V18 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then

High-Speed 3.3V 64K x 9 Dual-Port Static RAM

verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.


The eight semaphore flags reside within the IDT70V18 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{CE} , and R/\overline{W}) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins Ao – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table VI). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table VI). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will



continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

70V18L High-Spe	eed 3.3V (64K x 9 E	Dual-Port Sta	atic RA	Ind	ustrial and Commercial Temperature Ranges		
Order	ing Ir	nform	ation					
XXXXX	A	999	Α	А	A	Α		
Device Type	Power	Speed	Package		Process/ Temperature Range			
							Blank 8	Tube or Tray Tape and Reel
							Blank I ⁽¹⁾	Commercial (0°C to +70°C) Industrial (-40°C to +85°C)
							G ⁽²⁾	Green
							PF	100-pin TQFP (PN100)
							15 20	Commercial Only Commercial & Industrial Speed in nanoseconds
							L	Low Power
							70V18	576K (64K x 9) 3.3V Dual-Port RAM
								4854 drw 19

NOTES:

2. Green parts available. For specific speeds, packages and powers contact your local sales office. LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

Datasheet Document History:

09/30/99:	Initial Public Offering									
11/10/99:	Page 1 & 17 Replaced IDT logo									
04/10/00:	Page 2 Fixed incorrect pin number									
01/02/02:	Page 3 Increased storage temperature parameter									
	Clarified TA parameter									
	Page 4 Fixed I/O8 in notes									
	Page 5 DC Electrical parameters-changed wording from "open" to "disabled"									
	Added Truth Table I - Chip Enable as note 5									
	Page 6 Fixed 5pF* in drawing 04									
	Page 7 Corrected ±200mV to 0mV in notes									
	Pages 5, 7, 10 & 12 Added industrial temperature range for 20ns to DC & AC Electrical Characteristics									
	Page 3, 5, 7, 10 & 12 Removed industrial temp option footnote from all tables									
	Page 1 & 17 Replace IDT ™ logo with IDT ® logo									
10/21/04:	Removed Preliminary status									
	Page 4 Added Junction Temp to the Absolute maximum Ratings table									
	Updated Capacitance table									
	Page 8 Updated Timing Waveform of Write Cycle No. 1, R/\overline{W} Controlled Timing									
	Page 1 & 17 Replaced old IDT $^{ extsf{B}}$ logo with new IDT $^{ extsf{TM}}$ logo									
01/29/09:	Page 17 Removed "IDT" from orderable part number									



Datasheet Document History (con't.)

03/19/15::	Page 1	Added green availability to features
	Page 17	Added green indicator with footnote to Ordering Information
	Page 2	Removed IDT in reference to fabrication
	Page 2 &	17 The package code PN100-1 changed to PN100 to match standard package codes
	Page 17	Added Tape and Reel to Ordering Information
	Page 17	Added footnote to Industrial temp indicating availability
12/07/17:		Product Discontinuation Notice - PDN# SP-17-02
		Last time buy expires June 15, 2018
04/24/19:		Datasheet changed to Obsolete Status

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>