

Features

- · High speed
 - t_{AA} = 12 ns
- · Low active power
 - 612 mW (max.)
- Low CMOS standby power (Commercial L version)
- 1.8 mW (max.)
- 2.0V Data Retention (660 μW at 2.0V retention)
- Automatic power-down when deselected
 TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ features

256K x 16 Static RAM

Functional Description


The CY7C1041BNV33 is a high-performance CMOS Static RAM organized as 262,144 words by 16 bits.

Writing to the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$ through I/O $_7$), is written into the location specified on the address pins (A $_0$ through A $_{17}$). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$ through I/O $_{15}$) is written into the location specified on the address pins (A $_0$ through A $_{17}$).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O $_{0}$ to I/O $_{7}$. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O $_{8}$ to I/O $_{15}$. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$ through I/O $_{15}$) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1041BNV33 is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.





Selection Guide

		-12	-15
Maximum Access Time (ns)	12	15	
Maximum Operating Current (mA)	Comm'l	190	170
	Ind'I	-	190
Maximum CMOS Standby Current (mA)	Com'l/Ind'l	8	8
	Com'l L	0.5	0.5

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied......-55°C to +125°C

Supply Voltage on V_{CC} to Relative $GND^{[1]}\,....\,-0.5V$ to +4.6V

DC Voltage Applied to Outputs in High Z State $^{[1]}$ -0.5V to V_{CC} + 0.5V

DC Input Voltage [1] –0.5V to V_{CC} + 0.5V Current into Outputs (LOW).......20 mA

Operating Range

Range	Ambient Temperature ^[2]	v _{cc}
Commercial	0°C to +70°C	3.3V ± 0.3V
Industrial	-40°C to +85°C	

Electrical Characteristics Over the Operating Range

					12	-	15	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$		2.4		2.4		V
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} +0.5	2.2	V _{CC} +0.5	V
V _{IL}	Input LOW Voltage ^[1]		-0.5	0.8	-0.5	0.8	V	
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_CC$	-1	+1	-1	+1	mA	
l _{OZ}	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$, Output	$GND \le V_{OUT} \le V_{CC}$, Output Disabled			-1	+1	mA
I _{CC}	V _{CC} Operating	V _{CC} = Max.,	Comm'l		190		170	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		-		190	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	Max. V_{CC} , $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MA}$	ΑX		40		40	mA
302		Max. V_{CC} , $\overline{CE} \ge V_{CC} - 0.3V$,	Com'l/Ind'l		8		8	mA
	Current —CMOS Inputs	$V_{IN} \ge V_{CC} - 0.3V, \text{or}$ $V_{IN} \le 0.3V, f = 0$	Com'l L		0.5		0.5	mA

Capacitance^[3]

Parameter	neter Description Test Conditions		Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C _{OUT}	I/O Capacitance		8	pF

AC Test Loads and Waveforms



Notes:

- The state of the s



Switching Characteristics^[4] Over the Operating Range

		-	12	-	15	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE	·					
t _{RC}	Read Cycle Time			15		ns
t _{AA}	Address to Data Valid		12		15	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	CE LOW to Data Valid		12		15	ns
t _{DOE}	OE LOW to Data Valid		6		7	ns
t _{LZOE}	OE LOW to Low Z	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		6		7	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		ns
t _{HZCE}	CE HIGH to High Z ^[5, 6]		6		7	ns
t _{PU}	CE LOW to Power-Up	0		0		ns
t _{PD}	CE HIGH to Power-Down		12		15	ns
t _{DBE}	Byte Enable to Data Valid		6		7	ns
t _{LZBE}	Byte Enable to Low Z	0		0		ns
t _{HZBE}	Byte Disable to High Z		6		7	ns
WRITE CYCLE ^{[7}	7, 8]		•	•		
t _{WC}	Write Cycle Time	12		15		ns
t _{SCE}	CE LOW to Write End	10		12		ns
t _{AW}	Address Set-Up to Write End	10		12		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	10		12		ns
t _{SD}	Data Set-Up to Write End	7		8		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		6		7	ns
t _{BW}	Byte Enable to End of Write	10		12		ns

Data Retention Characteristics Over the Operating Range (For L version only)

Parameter	Description	Conditions ^[10]	Min.	Max.	Unit
V_{DR}	V _{CC} for Data Retention		2.0		V
I _{CCDR}	Data Retention Current	$\frac{V_{CC} = V_{DR} = 2.0V,}{CE \ge V_{CC} - 0.3V,}$		330	μΑ
t _{CDR} ^[3]	Chip Deselect to Data Retention Time	$CE \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$	0		ns
t _R ^[9]	Operation Recovery Time		t _{RC}		ns

- 4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified loL/loH and 30-pF load capacitance.

 5. thZOE, thZOE, and thZWE are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

 6. At any given temperature and voltage condition, thZCE is less than thZOE, thZOE is less than thZOE, and thZWE is less than thZOE for any given device.


 7. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.

 8. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of thZWE and tsD.

- 9. $t_r \le 3$ ns for the -12 and -15 speeds. 10. No input may exceed $V_{CC} + 0.5V$.




Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[11, 12]



Read Cycle No. 2 (OE Controlled)[12, 13]




Notes:

- 11. <u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> = V_{IL}. 12. <u>WE</u> is HIGH for read cycle. 13. Address valid prior to or coincident with <u>CE</u> transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[14, 15]



Write Cycle No. 2 (BLE or BHE Controlled)




14. Data I/O is high-impedance if \overline{OE} or \overline{BHE} and/or \overline{BLE} = V_{IH} .

15. If \overline{CE} goes HIGH simultaneously with \overline{WE} going HIGH, the output remains in a high–impedance state.



Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)



Truth Table

CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
Н	Χ	Χ	Χ	Χ	High Z	High Z	Power Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High Z	Read Lower Bits Only	Active (I _{CC})
L	L	Н	Н	L	High Z	Data Out	Read Upper Bits Only	Active (I _{CC})
L	Χ	L	L	L	Data In	Data In	Write All Bits	Active (I _{CC})
L	Χ	L	L	Н	Data In	High Z	Write Lower Bits Only	Active (I _{CC})
L	Χ	L	Н	L	High Z	Data In	Write Upper Bits Only	Active (I _{CC})
L	Н	Н	Χ	Χ	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1041BNV33-12VXC	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-free)	Commercial
	CY7C1041BNV33L-12VXC	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1041BNV33L-12VC	51-85082	44-Lead (400-Mil) Molded SOJ	
	CY7C1041BNV33L-12ZC	51-85087	44-Pin TSOP II Z44	
	CY7C1041BNV33L-12ZXC	51-85087	44-Pin TSOP II Z44 (Pb-free)	
15	CY7C1041BNV33-15VXC	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-free)	Commercial
	CY7C1041BNV33L-15VXC	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1041BNV33L-15ZXC	51-85087	44-Pin TSOP II Z44 (Pb-free)	
	CY7C1041BNV33-15VXI	51-85082	44-Lead (400-Mil) Molded SOJ (Pb-free)	Industrial

Please contact local sales representative regarding availability of these parts.



Package Diagrams



All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

Document Title: CY7C1041BNV33 256K x 16 Static RAM Document Number: 001-06434							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	423877	See ECN	NXR	New Data Sheet			