# 5-V Low Dropout Voltage Regulator

## Automotive Power



Never stop thinking



## 5-V Low Dropout Voltage Regulator

## TLE7270-2



## 1 Overview

### Features

- Ultra Low Current Consumption 20 μA
- Output Voltage 5 V ±2%
- Output Current up to 300 mA
- Power-On and Undervoltage Reset
- Reset Low Down to V<sub>Q</sub> = 1 V
- Very Low Dropout Voltage
- Output Current Limitation
- Overtemperature Shutdown
- Wide Temperature Range From -40 °C up to 150 °C
- Green Product (RoHS compliant)
- AEC Qualified

### Description

The TLE7270-2 is a monolithic integrated low dropout voltage regulator for load currents up to 300 mA. An input voltage up to 42 V is regulated to  $V_{Q,nom} = 5.0$  V with a precision of ±2%. Due to its integrated reset circuitry featuring power on timing and output voltage monitoring the IC is well suited as  $\mu$ -controller supply. The sophisticated design allows to achieve stable operation even with ceramic output capacitors down to 470 nF. The device is designed for the harsh environment of automotive applications. Therefore it is protected against overload, short circuit and overtemperature conditions by the implemented output current limitation and the overtemperature shutdown circuit. The TLE7270-2 can be also used in all other applications requiring a stabilized 5 V voltage.

Due to its ultra low quiescent current of typically 20  $\mu$ A the TLE7270-2 is dedicated for use in applications permanently connected to  $V_{BAT}$ . An integrated output sink current circuitry keeps the voltage at the Output pin Q below 5.5 V even in case of occuring reverse currents. Thus connected devices are protected from overvoltage damage. For applications requiring extremely low noise levels the Infineon voltage regulator family TLE 42XX and TLE 44XX is more suited than the TLE7270-2. A mV-range output noise on the TLE7270-2 caused by the charge pump operation is unavoidable due to the ultra low quiescent current concept.



Туре	Package	Marking
TLE7270-2E	PG-SSOP-14 Exposed Pad	7270-2E
TLE7270-2D	PG-TO252-5	7270-2D
TLE7270-2G	PG-TO263-5	7270-2G



**Block Diagram** 

## 2 Block Diagram




Figure 1 Block Diagram



**Pin Configuration** 

## 3 Pin Configuration

## 3.1 Pin Assignment PG-SSOP-14 Exposed Pad




Figure 2 Pin Configuration (top view)


## 3.2 Pin Definitions and Functions PG-SSOP-14 Exposed Pad

Pin No.	Symbol	Function
1,3,5,7	n.c.	non connected
		can be open or connected to GND
2	RO	Reset Output
		open collector output with integrated pull-up resistor;
		optional external pull-up resistor of $\geq$ 10 k $\Omega$ to pin Q;
		leave open if reset function not needed
4	GND	Ground
6	DT	Delay Timing
		connect to GND or Q to choose the Power On Reset Delay Time
8,10,11,12,14	n.c.	non connected
		can be open or connected to GND
9	Q	Output
		block to ground with a capacitor close to the IC terminals, respecting the values given
		for its capacitance and ESR in "Functional Range" on Page 6
13	I	Input
		block to ground directly at the IC with a ceramic capacitor
Pad	-	Exposed Pad
		connect to GND and heatsink area



### **Pin Configuration**

## 3.3 Pin Assignment PG-TO252-5, PG-TO263-5



### Figure 3 Pin Configuration (top view)

## 3.4 Pin Definitions and Functions PG-TO252-5, PG-TO263-5

Pin No.	Symbol	Function
1	1	Input
		block to ground directly at the IC with a ceramic capacitor
2	RO	Reset Output
		open collector output with integrated pull-up resistor;
		optional external pull-up resistor of $\geq$ 10 k $\Omega$ to pin Q;
		leave open if reset function not needed
3	GND	Ground
		internally connected to heat slug
4	DT	Delay Timing
		connect to GND or Q to choose the Power On Reset Delay Time
5	Q	Output
		block to ground with a capacitor close to the IC terminals, respecting the values given
		for its capacitance and ESR in "Functional Range" on Page 6
Heat Slug	-	Heat Slug
		internally connected to GND;
		connect to GND and heatsink area



## 4 General Product Characteristics

## 4.1 Absolute Maximum Ratings

### Absolute Maximum Ratings<sup>1)</sup>

### $T_i$ = -40 °C to 150 °C; all voltages with respect to ground, (unless otherwise specified)

Pos.	Parameter	Symbol	Lin	Limit Values		Test Condition
			Min.	Max.	V V V V V	
Input I		4	<b>I</b>	H		
4.1.1	Voltage	$V_{\rm I}$	-0.3	45	V	-
Output	Q, Reset Output RO, Delay Time	DT			I	
4.1.2	Voltage	$V_{ m Q}, V_{ m RO}, V_{ m DT}$	-0.3	6	V	-
4.1.3	Voltage	$V_{\rm Q}, V_{\rm RO}, V_{\rm DT}$	-0.3	6.2	V	$t < 10 \text{ s}^{2)}$
Tempe	rature					
4.1.4	Junction temperature	$T_{\rm i}$	-40	150	°C	-
4.1.5	Storage temperature	T <sub>stg</sub>	-50	150	°C	–
ESD Si	usceptibility			H		
4.1.6	Human Body Model (HBM) <sup>3)</sup>	Voltage	-	3	kV	-
4.1.7	Charged Device Model (CDM) <sup>4)</sup>	Voltage	-	1.5	kV	-
4	·		1	1	1	1

1) not subject to production test, specified by design

2) exposure to these absolute maximum ratings for extended periods (t > 10 s) may affect device reliability

3) ESD susceptibility Human Body Model "HBM" according to AEC-Q100-002 - JESD22-A114

4) ESD susceptibility Charged Device Model "CDM" according to ESDA STM5.3.1

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

### 4.2 Functional Range

Pos.	Parameter	Symbol	Lim	it Values	Unit	Remarks
			Min.	Max.		
4.2.1	Input voltage	V <sub>1</sub>	5.5	42	V	-
4.2.2	Output Capacitor's	C <sub>Q</sub>	470	_	nF	1)
4.2.3	Requirements	$ESR(C_Q)$	-	10	Ω	2)
4.2.4	Junction temperature	Tj	-40	150	°C	-

1) the minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%

2) relevant ESR value at f = 10 kHz

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.



### **General Product Characteristics**

## 4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.	_		
TLE72	70-2E (PG-SSOP-14 Exposed	Pad)					I	
4.3.1	Junction to Case <sup>1)</sup>	R <sub>thJC</sub>	-	14	-	K/W	measured to exposed pad	
4.3.2	Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	_	47	_	K/W	2)	
4.3.3		R <sub>thJA</sub>	-	141	_	K/W	footprint only <sup>3)</sup>	
4.3.4		R <sub>thJA</sub>	-	66	-	K/W	300 mm <sup>2</sup> heatsink area <sup>3)</sup>	
4.3.5	_	R <sub>thJA</sub>	-	56	-	K/W	600 mm <sup>2</sup> heatsink area <sup>3)</sup>	
TLE72	70-2D (PG-TO252-5)	I					- II	
4.3.1	Junction to Case <sup>1)</sup>	R <sub>thJC</sub>	-	6	-	K/W	measured to tab	
4.3.2	Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	32	-	K/W	2)	
4.3.3		$R_{\mathrm{thJA}}$	-	115	-	K/W	footprint only <sup>3)</sup>	
4.3.4		R <sub>thJA</sub>	-	62	-	K/W	300 mm <sup>2</sup> heatsink area <sup>3)</sup>	
4.3.5		R <sub>thJA</sub>	-	47	-	K/W	600 mm <sup>2</sup> heatsink area <sup>3)</sup>	
TLE72	70-2G (PG-TO263-5)							
4.3.1	Junction to Case <sup>1)</sup>	R <sub>thJC</sub>	-	6	-	K/W	measured to exposed pad	
4.3.2	Junction to Ambient <sup>1)</sup>	R <sub>thJA</sub>	-	27	_	K/W	2)	
4.3.3		R <sub>thJA</sub>	-	75	-	K/W	footprint only <sup>3)</sup>	
4.3.4		R <sub>thJA</sub>	-	47	-	K/W	300 mm <sup>2</sup> heatsink area <sup>3)</sup>	
4.3.5		R <sub>thJA</sub>	-	38	-	K/W	600 mm <sup>2</sup> heatsink area <sup>3)</sup>	

1) Not subject to production test, specified by design.

 Specified R<sub>thJA</sub> value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm<sup>3</sup> board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

3) Specified  $R_{thJA}$  value is according to Jedec JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm<sup>3</sup> board with 1 copper layer (1 x 70µm Cu).



## 5.1 Electrical Characteristics Voltage Regulator

### **Electrical Characteristics**

V <sub>1</sub> =13.5 \	/; <i>T</i> <sub>j</sub> = -40 °C to	150 °C; all voltage	es with res	pect to ground	(unless	otherwise specifie	ed)

			-	-	-			
Pos.	Parameter	Symbol	Li	mit Val	ues	Unit	Measuring Condition	
			Min.	Тур.	Max.			
Output	t Q	-	1	1		_1		
5.1.1	Output Voltage	V <sub>Q</sub>	4.9	5.0	5.1	V	0.1 mA < $I_Q$ <300 mA 6 V < $V_I$ < 16 V	
5.1.2	Output Voltage	V <sub>Q</sub>	4.9	5.0	5.1	V	0.1 mA < $I_Q$ <100 mA 6 V < $V_I$ < 40 V	
5.1.3	Dropout Voltage	V <sub>dr</sub>	-	250	500	mV	$I_{\rm Q} = 200 \text{ mA}$ $V_{\rm dr} = V_{\rm I} - V_{\rm Q}^{(1)}$	
5.1.4	Load Regulation	$\Delta V_{\rm Q, \ lo}$	- 40	15	40	mV	$I_{\rm Q}$ = 5 mA to 250 mA	
5.1.5	Line Regulation	$\Delta V_{ m Q,  li}$	- 20	5	20	mV	$V_{\rm I}$ = 10 V to 32 V $I_{\rm Q}$ = 5 mA	
5.1.6	Output Current Limitation	IQ	301	-	-	mA	1)	
5.1.7	Output Current Limitation	IQ	-	-	800	mA	$V_{\rm Q} = 0 V$	
5.1.8	Power Supply Ripple Rejection <sup>2)</sup>	PSRR	-	60	-	dB	<i>f</i> <sub>r</sub> = 100 Hz; <i>V</i> <sub>r</sub> = 0.5 Vpp	
5.1.9	Temperature Output Voltage Drift	$\frac{dV_{Q}}{dT}$	-	0.5	-	mV/K	-	
Curren	t Consumption	-	1	1		_1		
5.1.10	Quiescent Current $I_q = I_1 - I_Q$	Iq	_	20	30	μA	$I_Q = 0.1 \text{ mA}$ $T_j = 25 \text{ °C}$	
5.1.11	Quiescent Current $I_{q} = I_{l} - I_{Q}$	Iq	-	-	40	μA	$I_{\rm Q} = 0.1 \text{ mA}$ $T_{\rm i} \le 80 \ ^{\circ}\text{C}$	

 $\frac{|I_q = I_1 - I_Q|}{|I_q = I_1 - I_Q|} = \frac{|I_q = I_1 - I_Q|}{|I_q = I_1 - I_Q|}$ 1) Measured when the output voltage  $V_Q$  has dropped 100 mV from the nominal value obtained at  $V_1 = 13.5$  V.


2) not subject to production test, specified by design





### **Electrical Characteristics**

## 5.2 Typical Performance Characteristics Voltage Regulator


Current Consumption  $I_{\rm q}$  versus Junction Temperature  $T_{\rm J}$ 








Current Consumption  $I_{\rm q}$  versus Input Voltage  $V_{\rm IQ}$ 




Output Voltage  $V_{Q}$  versus Junction Temperature  $T_{J}$ 







### Dropout Voltage $V_{\rm dr}$ versus Output Current $I_{\rm Q}$




# Dropout Voltage $V_{\rm dr}$ versus Junction Temperature



# Maximum Output Current $I_{Q}$ versus Junction Temperature $T_{j}$




### Maximum Output Current $I_{Q}$ versus Input Voltage $V_{I}$









### **Region of Stability**




### Power Supply Ripple Rejection PSRR versus Frequency f






### Output Voltage $V_{Q}$ Start-up behavior

Load Regulation  $\Delta V_{Q}$  versus Output Current Change  $\Delta I_{Q}$ 









### Load Regulation $\Delta V_{Q}$ versus Output Current Change $dI_{Q}$


Load Regulation  $\Delta V_{Q}$  versus Output Current Change  $\Delta I_{Q}$ 








Line Regulation  $\Delta V_{Q}$  versus Input Voltage Changed  $V_{I}$ 









Line Regulation  $\Delta V_{\text{Q}}$  versus Input Voltage Change  $V_{\text{I}}$ 


Load Transient Response Peak Voltage  $\Delta V_{Q}$ 



## Load Transient Response Peak Voltage $\Delta V_{\rm Q}$




Line Transient Response Peak Voltage  $\Delta V_{\rm Q}$ 





ı

### **Electrical Characteristics**



### Line Transient Response Peak Voltage $\Delta V_{ m Q}$

## 5.3 Electrical Characteristics Reset Function

The Reset function informs e.g. the microcontroller in case the output voltage has fallen below the lower threshold **VRT** of typ. 4.65 V. The headroom **VRH** between the output voltage and the reset threshold is typically 350 mV. Connecting the regulator to a battery voltage at first the reset signal remains LOW. When the output voltage has reached the reset threshold **VRT** the reset output RO remains still LOW for the reset delay time **tRD**. Afterwards the reset output turns HIGH.

Pos.	Parameter	Symbol	Limit	Values		Unit	Conditions
			Min.	Тур.	Max.		
5.3.1	Output Undervoltage Reset Switching Threshold	V <sub>RT</sub>	4.50	4.65	4.80	V	$V_{\rm Q}$ decreasing $V_{\rm I}$ = 6V
5.3.2	Output Undervoltage Reset Headroom	V <sub>RH</sub>	-	350	-	mV	-
5.3.3	Reset Output Low Level Voltage	V <sub>ROL</sub>	-	0.2	0.4	V	$R_{\rm RO}$ = 10 kΩ; $V_{\rm Q}$ > 1 V
5.3.4	Integrated Reset Pull Up Resistor	R <sub>RO</sub>	15	30	45	kΩ	-
5.3.5	Optional External Reset Pull Up Resistor	R <sub>RO,ext</sub>	10	-	-	kΩ	-
5.3.6	Power On Reset Delay Time	t <sub>RD</sub>	10	16	22	ms	pin DT connected to GND
5.3.7	Power On Reset Delay Time	t <sub>RD</sub>	80	128	176	ms	pin DT connected to Q
5.3.8	Reset Reaction Time	t <sub>RR</sub>	_	_	12	μs	_


### **Electrical Characteristics Reset**

 $V_1$ =13.5 V; – 40 °C <  $T_1$  < 150 °C; all voltages with respect to ground (unless otherwise specified)




#### **Electrical Characteristics**

## 5.4 Typical Performance Characteristics Reset Function




Reset Threshold  $V_{\rm RT}$  versus Junction TemperatureReset Delay  $t_{\rm RD}$  versus $T_{\rm J}$ Junction Temperature  $T_{\rm J}$  at fast timing (DT26 VRT VS TEMP.VSDconnected to GND)





### **Package Outlines**

## 6 Package Outlines







### **Package Outlines**





Figure 5 PG-TO252-5





### **Package Outlines**



### Figure 6 PG-TO263-5

### Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.



**Revision History** 

## 7 Revision History

Revision	Date	Changes
1.01	2009-07-23	updated version data sheet:
		in <b>"Electrical Characteristics Voltage Regulator" on Page 8</b> , former Item 5.1.12 "Current Consumption, Regulator Disabled" removed, in Condition of <b>Item 5.1.10</b> and <b>Item 5.1.11</b> " $V_{\text{EN}}$ = 5 V" removed: Non relevant information as TLE7270-2 does not implement Enable Feature
1.0	2009-06-01	initial version data sheet

Edition 2009-07-23

Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.