


Product Specification PE42520

Product Description

The PE42520 SPDT absorptive RF switch is designed for use in Test/ATE and other high performance wireless applications. This broadband general purpose switch maintains excellent RF performance and linearity from 9 kHz through 13 GHz. This switch is a pin-compatible upgraded version of PE42552 with higher power handling of 36 dBm continuous wave (CW) and 38 dBm instantaneous power in 50 Ω @ 8 GHz. The PE42520 exhibits high isolation, fast settling time, and is offered in a 3 × 3 mm QFN package.

The PE42520 is manufactured on pSemi's UltraCMOS[®] process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration

Figure 1. Functional Diagram



UltraCMOS[®] SPDT RF Switch 9 kHz–13 GHz

Features

- HaRP[™] technology enhanced
 - Fast settling time
 - No gate and phase lag
 - No drift in insertion loss and phase
- High power handling @ 8 GHz in 50Ω
 - 36 dBm CW
 - 38 dBm instantaneous power
 - 26 dBm terminated port
- High linearity
 - 66 dBm IIP3
- Low insertion loss
 - 0.8 dB @ 3 GHz
 - 0.9 dB @ 10 GHz
- 2.0 dB @ 13 GHz
- High isolation
 - 45 dB @ 3 GHz
 - 31 dB @ 10 GHz
 - 18 dB @ 13 GHz
- ESD performance
 - 4 kV HBM on RF pins to GND
 - 2.5 kV HBM on all pins
 - 1 kV CDM on all pins

Figure 2. Package Type

16-lead 3 × 3 mm QFN





Table 1. Electrical Specifications @ +25 °C, V_{DD} = 3.3V, V_{SS_EXT} = 0V or V_{DD} = 3.4V, V_{SS_EXT} = -3.4V, ($Z_S = Z_L = 50\Omega$), unless otherwise noted

Parameter	Path	Condition	Min	Тур	Мах	Unit
Operation frequency			9 kHz		13 GHz	As shown
Insertion loss	RFC-RFX	9 kHz–10 MHz 10 MHz–3 GHz 3 GHz–7.5 GHz 7.5 GHz–10 GHz 10 GHz–12 GHz 12 GHz–13 GHz		0.60 0.80 0.85 0.90 1.20 2.00	0.80 1.00 1.05 1.10 1.65 2.70	dB dB dB dB dB dB
Isolation	RFX-RFX	9 kHz–10 MHz 10 MHz–3 GHz 3 GHz–7.5 GHz 7.5 GHz–10 GHz 10 GHz–12 GHz 12 GHz–13 GHz	70 46 35 24 16 13	90 54 38 27 19 17		dB dB dB dB dB dB
Isolation	RFC-RFX	9 kHz–10 MHz 10 MHz–3 GHz 3 GHz–7.5 GHz 7.5 GHz–10 GHz 10 GHz–12 GHz 12 GHz–13 GHz	80 42 41 26 16 13	90 45 44 31 20 18		dB dB dB dB dB dB
Return loss (active port)	RFC-RFX	9 kHz–10 MHz 10 MHz–3 GHz 3 GHz–7.5 GHz 7.5 GHz–10 GHz 10 GHz–12 GHz 12 GHz–13 GHz		23 17 15 18 20 10		dB dB dB dB dB dB
Return loss (common port)	RFC-RFX	9 kHz–10 MHz 10 MHz–3 GHz 3 GHz–7.5 GHz 7.5 GHz–10 GHz 10 GHz–12 GHz 12 GHz–13 GHz		23 17 15 18 18 10		dB dB dB dB dB dB
Return loss (terminated port)	RFX	9 kHz–10 MHz 10 MHz–3 GHz 3 GHz–7.5 GHz 7.5 GHz–10 GHz 10 GHz–12 GHz 12 GHz–13 GHz		32 24 21 13 8 5		dB dB dB dB dB dB
Input 0.1dB compression point ¹	RFC-RFX	10 MHz-13 GHz		Fig. 5		dBm
Input IP2	RFC-RFX	834 MHz, 1950 MHz		120		dBm
Input IP3	RFC-RFX	834 MHz, 1950 MHz, and 2700 MHz		66		dBm
Settling time		50% CTRL to 0.05 dB final value		15	20	μs
Switching time	agint is a linearity fir	50% CTRL to 90% or 10% of final value		5.5	9.5	μs



Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin #	Pin Name	Description
2	RF1 ¹	RF port 1
1, 3, 4, 5, 6, 8, 9, 10, 12	GND	Ground
7	RFC ¹	RF common
11	RF2 ¹	RF port 2
13	V _{SS_EXT} ²	External V_{ss} negative voltage control
14	CTRL	Digital control logic input
15	LS	Logic Select – used to determine the definition for the CTRL pin (see <i>Table 5</i>)
16	V _{DD}	Supply voltage
Pad	GND	Exposed pad: ground for proper operation

Notes: 1. RF pins 2, 7 and 11 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.

2. Use V_{SS_EXT} (pin 13) to bypass and disable internal negative voltage generator. Connect V_{SS_EXT} (pin 13) to GND (V_{SS_EXT} = 0V) to enable internal negative voltage generator.

Table 3. Operating Ranges

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage (normal mode, $V_{SS_EXT} = 0V)^1$	V_{DD}	2.3		5.5	V
$\begin{array}{l} Supply \mbox{ voltage (bypass mode, } V_{SS_EXT} = -3.4V, \\ V_{DD} \geq \ 3.4V \mbox{ for full spec.} \\ compliance)^2 \end{array}$	V _{dd}	2.7	3.4	5.5	v
Negative supply voltage (bypass mode) ²	V_{SS_EXT}	-3.6		-3.2	v
Supply current (normal mode, $V_{SS_EXT} = 0V)^1$	I _{DD}		120	200	μA
Supply current (bypass mode, $V_{SS_EXT} = -3.4V)^2$	I _{DD}		50	80	μA
Negative supply current (bypass mode, $V_{SS_EXT} = -3.4V$) ²	I _{SS}	-40	-16		μA
Digital input high (CTRL)	V _{IH}	1.17		3.6	V
Digital input low (CTRL)	V _{IL}	-0.3		0.6	V
Digital input current				10	μA
RF input power, CW (RFC–RFX) ³ 9 kHz ≤ 10 MHz 10 MHz ≤ 8 GHz 8 GHz ≤ 13 GHz	P _{IN_CW}			Fig. 4 36 Fig. 5	dBm dBm dBm
RF input power, pulsed (RFC–RFX) ⁴ 9 kHz ≤ 10 MHz 10 MHz ≤ 13 GHz	$P_{IN_{PULSED}}$			Fig. 4 Fig. 5	dBm dBm
RF input power, hot switch, CW ³ 9 kHz ≤ 300 kHz 300 kHz ≤ 13 GHz	P _{IN_HOT}			Fig. 4 20	dBm dBm
RF input power into terminated ports, CW (RFX) ³ 9 kHz ≤ 600 kHz 600 kHz ≤ 13 GHz	PIN_TERM			Fig. 4 26	dBm dBm
Operating temperature range	T _{OP}	-40 pin 13) to	+25	+85	°C

otes: 1. Normal mode: conhect V_{33_ExT} (pin 13) to

enable internal negative voltage generator. 2. Bypass mode: use V_{SS_EXT} (pin 13) to bypass and disable internal

negative voltage generator.

3. 100% duty cycle, all bands, 50Ω .

4. Pulsed, 5% duty cycle of 4620 μs period, 50 Ω .



Table 4. Absolute Maximum Ratings

Parameter/Condition	Symbol	Min	Max	Unit
Supply voltage	V _{DD}	-0.3	5.5	V
Digital input voltage (CTRL)	V _{CTRL}	-0.3	3.6	V
LS input voltage	V_{LS}	-0.3	3.6	V
RF input power, CW (RFC–RFX) ¹ 9 kHz ≤ 10 MHz 10 MHz ≤ 8 GHz 8 GHz ≤ 13 GHz	P _{IN_CW}		Fig. 4 36 Fig. 5	dBm dBm dBm
$\begin{array}{ll} \text{RF input power, pulsed} \\ (\text{RFC}-\text{RFX})^2 \\ & 9 \text{ kHz} \leq & 10 \text{ MHz} \\ & 10 \text{ MHz} \leq & 13 \text{ GHz} \end{array}$	P _{IN_PULSED}		Fig. 4 Fig. 5	dBm dBm
RF input power into terminated ports, CW (RFX) ¹ 9 kHz ≤ 10 MHz 10 MHz ≤ 13 GHz	P _{IN_TERM}		Fig. 4 26	dBm dBm
Maximum junction temperature	T_{J_MAX}		+150	°C
Storage temperature range	T _{ST}	-65	+150	°C
ESD voltage HBM ³ RF pins to GND All pins	$V_{\text{ESD}_{\text{HBM}}}$		4000 2500	V V
ESD voltage MM ⁴ , all pins	$V_{\text{ESD}_{\text{MM}}}$		200	V
ESD voltage CDM⁵, all pins	$V_{\text{ESD}_{\text{CDM}}}$		1000	V

Notes: 1. 100% duty cycle, all bands, 50Ω .

- 2. Pulsed, 5% duty cycle of 4620 μ s period, 50 Ω .
- 3. Human Body Model (MIL-STD 883 Method 3015). 4. Machine Model (JEDEC JESD22-A115).
- 5. Charged Device Model (JEDEC JESD22-C101).

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

Latch-up Avoidance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

©2015–2021 pSemi Corporation All rights reserved.

Switching Frequency

The PE42520 has a maximum 25 kHz switching rate when the internal negative voltage generator is used (pin 13 = GND). The rate at which the PE42520 can be switched is only limited to the switching time (*Table 1*) if an external negative supply is provided (pin 13 = $V_{SS EXT}$).

Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reaches 50% of the final value and the point the output signal reaches within 10% or 90% of its

Optional External Vss Control (V_{SS_EXT})

For proper operation, the V_{SS_EXT} control pin must be grounded or tied to the V_{SS} voltage specified in *Table 3*. When the V_{SS_EXT} control pin is grounded, FETs in the switch are biased with an internal negative voltage generator. For applications that require the lowest possible spur performance, V_{SS_EXT} can be applied externally to bypass the

Spurious Performance

The typical spurious performance of the PE42520 is -152 dBm when V_{SS_EXT} = 0V (pin 13 = GND). If further improvement is desired, the internal negative voltage generator can be disabled by setting V_{SS_EXT} = -3.4V.

Table 5. Control Logic Truth Table

LS	CTRL	RFC-RF1	RFC-RF2
0	0	off	on
0	1	on	off
1	0	on	off
1	1	off	on

Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE42520 in the 16-lead 3×3 mm QFN package is MSL3.

Logic Select (LS)

The Logic Select feature is used to determine the definition for the CTRL pin.

Document No. DOC-73010-3 | UltraCMOS® RFIC Solutions



Thermal Data

Psi-JT (Ψ_{JT}), junction top-of-package, is a thermal metric to estimate junction temperature of a device on the customer application PCB (JEDEC JESD51-2).

 $\Psi_{JT} = (T_J - T_T)/P$

where

 Ψ_{JT} = junction-to-top of package characterization parameter, °C/W

 T_J = die junction temperature, °C


 T_{T} = package temperature (top surface, in the center), $^{\circ}\text{C}$

P = power dissipated by device, Watts

Table 6. Thermal Data for PE42520

Parameter	Тур	Unit
Ψ_{JT}	51	°C/W
Θ_{JA} , junction-to-ambient thermal resistance	79	°C/W

Figure 4. Power De-rating Curve for 9 kHz–10 MHz (50 Ω)



©2015–2021 pSemi Corporation All rights reserved.







Figure 5a. Power De-rating Curve for 10 MHz–13 GHz @ +25 °C Ambient (50 Ω)

Figure 5b. Power De-rating Curve for 10 MHz–13 GHz @ +85 °C Ambient (50Ω)





Typical Performance Data @ +25 °C and V_{DD} = 3.4V, unless otherwise specified

Figure 6. Insertion Loss vs. Temp (RFC-RF1)




Figure 7. Insertion Loss vs. V_{DD} (RFC–RF1)




Figure 8. Insertion Loss vs. Temp (RFC-RF2)




Figure 9. Insertion Loss vs. V_{DD} (RFC–RF2)








Figure 10. RFC Port Return Loss vs. Temp (RF1 Active)




Figure 12. RFC Port Return Loss vs. Temp (RF2 Active)




Figure 11. RFC Port Return Loss vs. V_{DD} (RF1 Active)




Figure 13. RFC Port Return Loss vs. V_{DD} (RF2 Active)






Figure 14. Active Port Return Loss vs. Temp (RF1 Active)




Figure 16. Active Port Return Loss vs. Temp (RF2 Active)




Figure 15. Active Port Return Loss vs. V_{DD} (RF1 Active)




Figure 17. Active Port Return Loss vs. V_{DD} (RF2 Active)








Figure 18. Terminated Port Return Loss vs. Temp (RF1 Active)




Figure 20. Terminated Port Return Loss vs. Temp (RF2 Active)




Figure 19. Terminated Port Return Loss vs. V_{DD} (RF1 Active)





Figure 21. Terminated Port Return Loss vs. V_{DD} (RF2 Active)








Figure 23. Isolation vs. V_{DD} (RF1-RF2, RF1 Active) 0 -10 -20 -30 -40 Isolation (-dB) -50 -60 -70 -80 _ 2.3 34 -90 5.5 -100 L 0 10 12 2 6 4 8 Frequency (Hz) x 10⁹

Figure 24. Isolation vs. Temp (RF2–RF1, RF2 Active)





Figure 25. Isolation vs. V_{DD} (RF2–RF1, RF2 Active)





2.3

34

5.5

x 10⁹

x 10⁹

12

10



Typical Performance Data @ +25 °C and V_{DD} = 3.4V, unless otherwise specified (Cont.)




Figure 27. Isolation vs. V_{DD} (RFC-RF2, RF1 Active) 0 -10 -20 -30 -40 Isolation (-dB) -50 -60 -70

6

Frequency (Hz)

Figure 29. Isolation vs. V_{DD} (RFC-RF1, RF2 Active)

2

4

-80

-90

-100

0





Figure 28. Isolation vs. Temp (RFC-RF1, RF2 Active)





Evaluation Kit

The SPDT switch evaluation board was designed to ease customer evaluation of pSemi's PE42520. The RF common port is connected through a 50 Ω transmission line via the SMA connector, J1. RF1 and RF2 ports are connected through 50 Ω transmission lines via SMA connectors J2 and J3, respectively. A 50 Ω through transmission line is available via SMA connectors J5 and J6, which can be used to de-embed the loss of the PCB. J4 provides DC and digital inputs to the device.

For the true performance of the PE42520 to be realized, the PCB should be designed in such a way that RF transmission lines and sensitive DC I/O traces are heavily isolated from one another.

Figure 30. Evaluation Kit Layout







Figure 31. Evaluation Board Schematic



Notes: 1. Use PRT-30186-02 PCB.

2. CAUTION: Contains parts and assemblies susceptible to damage by electrostatic discharge (ESD).



Figure 32. Package Drawing





Figure 33. Top Marking Specifications






E1 −1,75±0

≥

E

REF. R0.25

Figure 34. Tape and Reel Specifications



SECTION Y-Y

Ao	3.30 ± 0.1	
Bo	3.30 ± 0.1	
Ko	1.10 ± 0.1	
F	5.50 ± 0.05	
P1	P1 8.00 ± 0.1	
W 12.00 ± 0.3		

Notes:

Do ø1.55±0.05

D1 Ø1.5 MIN.

 Measured from centerline of sprocket hole to centerline of pocket.

→ Direction of Feed→

Ρ2

Æ

2.0±0.05 (I)

P1


Ρo

4.D±0.1 (II)

Ao

- 2. Cumulative tolerance of 10 sprocket holes \pm 0.20.
- 3. Measured from centerline of sprocket hole to centerline of sprocket.

Dimensions are in millimeters unless otherwise specified.



DETAIL 'A'

Device Orientation in Tape

Table 7. Ordering Information

Order Code	Description	Package	Shipping Method	
PE42520C-Z	PE42520 SPDT RF switch	Green 16-lead $3 \times 3 \text{ mm QFN}$	3000 units / T&R	
EK42520-03	PE42520 Evaluation kit	Evaluation kit	1 / Box	

Sales Contact and Information

For sales and contact information please visit www.psemi.com.

Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. pSemi reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event pSemi decides to change the specifications, pSemi will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

©2015–2021 pSemi Corporation All rights reserved.

No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.

pSemi products are protected under one or more of the following U.S. patents: <u>patents.psemi.com</u>.
Document No. DOC-73010-3 | UltraCMOS® RFIC Solutions