


CBB032M12FM3, CBB032M12FM3T

 $\begin{array}{c} V_{DS} & 1200 \, V \\ R_{DS(on)} & 32 \, m\Omega \end{array}$

1200 V, 32 m Ω , Silicon Carbide, Full-Bridge Module

Technical Features

- Ultra-Low Loss
- High Frequency Operation
- Zero Turn-Off Tail Current from MOSFET
- Normally-Off, Fail-Safe Device Operation
- Optional Pre-Applied Thermal Interface Material



Applications

- DC-DC Converters
- EV Chargers
- High-Efficiency Converters / Inverters
- Renewable Energy
- Smart-Grid / Grid-Tied Distributed Generation

System Benefits

- Enables Compact, Lightweight Systems
- Increased System Efficiency, due to Low Switching & Conduction Losses of SiC
- Reduced Thermal Requirements and System Cost

Maximum Parameters (Verified by Design)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Note	
Drain-Source Voltage	V _{DS}			1200				
Gate-Source Voltage, Maximum Value	V _{GS max}	-8		+19	V	Transient, < 100 ns	Fig. 32	
Gate-Source Voltage, Recommended	V _{GS op}	-4		+15		Static		
DC Continuous Drain Current (T _{VJ} ≤ 150 °C)			39			$V_{GS} = 15 \text{ V}, \ T_{HS} = 50 \text{ °C}, \ T_{VJ} \le 150 \text{ °C}$	Fig. 20	
DC Continuous Drain Current (T _{VJ} ≤ 175 °C)] I _D		41			$V_{GS} = 15 \text{ V}, \ T_{HS} = 50 \text{ °C}, \ T_{VJ} \le 175 \text{ °C}$		
DC Source-Drain Current (Body Diode)	I _{SD BD}		22		Α	$V_{GS} = -4 \text{ V}, \ T_{HS} = 50 \text{ °C}, T_{VJ} \le 175 \text{ °C}$		
Pulsed Drain Current	I _{D (pulsed)}			82		t _{Pmax} limited by T _{VJmax} V _{GS} = 15 V, T _{HS} = 50 °C		
Virtual Junction Temperature	T _{VJ op}	-40		150	°C	Operation		
		-40		175		Intermittent with Reduced Life		

MOSFET Characteristics (Per Position) ($T_{yJ} = 25$ °C unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Note	
Drain-Source Breakdown Voltage	V _{(BR)DSS}	1200				V _{GS} = 0 V, T _{VJ} = -40 °C		
	$V_{GS(th)}$	1.8	2.5	3.9	V	$V_{DS} = V_{GS}$, $I_D = 11 \text{ mA}$		
Gate Threshold Voltage			2.0			$V_{DS} = V_{GS}$, $I_D = 11$ mA, $T_{VJ} = 150$ °C		
Zero Gate Voltage Drain Current	I _{DSS}		1	19	μΑ	V _{GS} = 0 V, V _{DS} = 1200 V		
Gate-Source Leakage Current	I _{GSS}		10	100	nA	V _{GS} = 15 V, V _{DS} = 0 V		
			32.0	44.0		$V_{GS} = 15 \text{ V}, I_D = 30 \text{ A}$	Fig. 2 Fig. 3	
Drain-Source On-State Resistance (Devices Only)	R _{DS(on)}		51.2		mΩ	V _{GS} = 15 V, I _D = 30 A, T _{VJ} = 150 °C		
,			57.6			$V_{GS} = 15 \text{ V}, I_D = 30 \text{ A}, T_{VJ} = 175 ^{\circ}\text{C}$		
Transconductance	g _{fs}		24			$V_{DS} = 20 \text{ V}, I_{D} = 30 \text{ A}$	Fig. 4	
			23		- S	V _{DS} = 20 V, I _D = 30 A, T _{VJ} = 150 °C		
Turn-On Switching Energy, T_{VJ} = 25 °C T_{VJ} = 125 °C T_{VJ} = 150 °C	Eon		0.47 0.64 0.67			$V_{DD} = 600 \text{ V},$ $I_{D} = 30 \text{ A},$	Fig. 11 Fig. 13	
Turn-Off Switching Energy, $T_{VJ} = 25 ^{\circ}\text{C}$ $T_{VJ} = 125 ^{\circ}\text{C}$ $T_{VJ} = 150 ^{\circ}\text{C}$	E _{Off}		0.012 0.012 0.012		mJ	$\begin{aligned} &V_{GS}=-4 \text{ V}/15 \text{ V}, \\ &R_{G(OFF)}=1.0 \Omega, R_{G(ON)}=5.0 \Omega, \\ &L=22.7 \mu\text{H} \end{aligned}$		
Internal Gate Resistance	R _{G(int)}		1.7		Ω	$Ω$ f = 100 kHz, V_{AC} = 25 mV		
Input Capacitance	C _{iss}		3.5		_		Fig. 9	
Output Capacitance	Coss		0.17		nF	$V_{GS} = 0 \text{ V}, V_{DS} = 1000 \text{ V},$ $V_{AC} = 25 \text{ mV}, f = 100 \text{ kHz}$		
Reverse Transfer Capacitance	C _{rss}		14		pF	VAC 25 IIIV, I 150 KII2		
Gate to Source Charge	Q _{GS}		40			V _{DS} = 800 V, V _{GS} = -4 V/15 V,		
Gate to Drain Charge	Q_{GD}		34		nC	$I_D = 40 \text{ A},$		
Total Gate Charge	Q _G		118			Per IEC60747-8-4 pg 21		
FET Thermal Resistance, Junction to Heatsink	R _{th JHS}		1.25		°C/W	Measured with Pre-Applied TIM	Fig. 17	

Diode Characteristics (Per Position) (T_{VJ} = 25 °C unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions	Notes
Body Diode Forward Voltage	.,,		5.5		V	$V_{GS} = -4 \text{ V}, I_{SD} = 30 \text{ A}$	Fig. 7
	V_{SD}		5.0			$V_{GS} = -4 \text{ V}, I_{SD} = 30 \text{ A}, T_{VJ} = 150 ^{\circ}\text{C}$	Fig. 7
Reverse Recovery Time	t _{RR}		19		ns		Fig. 33
Reverse Recovery Charge	Q_{RR}		0.7		μC	$V_{GS} = -4 \text{ V}, I_{SD} = 30 \text{ A}, V_{R} = 600 \text{ V},$ $di/dt = 7 \text{ A/ns}, T_{VJ} = 150 ^{\circ}\text{C}$	
Peak Reverse Recovery Current	I _{RRM}		60		Α	ai, at 17, 113, 1 ₁₀ 130 C	
Reverse Recovery Energy, T_{VJ} = 25 °C T_{VJ} = 125 °C T_{VJ} = 150 °C	E _{RR}		0.03 0.07 0.09		mJ	$ \begin{vmatrix} V_{DD} = 600 \text{ V}, & I_D = 30 \text{ A}, \\ V_{GS} = -4 \text{ V}/15 \text{ V}, & R_{G(ON)} = 5.0 \Omega, \\ L = 22.7 \ \mu\text{H} \\ \end{vmatrix} $	Fig. 14

Module Physical Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Package Resistance, M1, M3 (High-Side)	R _{HS}		1.6		0	T _c = 125°C, Note 1
Package Resistance, M2, M4 (Low-Side)	R _{LS}		1.5		mΩ	T _c = 125°C, Note 1
Stray Inductance	L _{Stray}		14.2		nH	Between DC- and DC+, f = 10 MHz
Case Temperature	T _C	-40		125	°C	
Mounting Torque	Ms		2.0	2.3	N-m	M4 bolts
Weight	W		21		g	
Case Isolation Voltage	V _{isol}	3			kV	AC, 50 Hz, 1 minute
Comparative Tracking Index	СТІ	200				
Classes Biotomos			5.0			Terminal to Terminal
Clearance Distance			10.0			Terminal to Heatsink
Creepage Distance			6.3		mm	Terminal to Terminal
			11.5			Terminal to Heatsink

Motos

NTC Thermistor Characterization

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Rated Resistance	R _{NTC}		5.0		kΩ	T _{NTC} = 25°C
Resistance Tolerance at 25 °C	ΔR/R	-5		5	%	
Beta Value (T ₂ = 50 °C)	β _{25/50}		3380		K	
Beta Value (T ₂ = 80 °C)	β _{25/80}		3468		K	
Beta Value (T ₂ = 100 °C)	β _{25/100}		3523		K	
Power Dissipation	P _{Max}			10	mW	T _{NTC} = 25°C

¹Total Effective Resistance (Per Switch Position) = MOSFET R_{DS(on)} + Switch Position Package Resistance




Figure 1. Output Characteristics for Various Junction Temperatures




Figure 3. Normalized On-State Resistance vs. Junction Temperature




Figure 5. 3^{rd} Quadrant Characteristic vs. Junction Temperatures at $V_{GS} = 15 \text{ V}$




Figure 2. Normalized On-State Resistance vs. Drain Current for Various Junction Temperatures




Figure 4. Transfer Characteristic for Various Junction Temperatures




Figure 6. 3^{rd} Quadrant Characteristic vs. Junction Temperatures at $V_{GS} = 0 \text{ V}$




Figure 7. 3^{rd} Quadrant Characteristic vs. Junction Temperatures at $V_{GS} = -4 \text{ V (Body Diode)}$




Figure 9. Typical Capacitances vs. Drain to Source Voltage (0 - 1200 V)




Figure 11. Switching Energy vs. Drain Current ($V_{DD} = 600 \text{ V}$)




Figure 8. Typical Capacitances vs. Drain to Source Voltage (0 - 200 V)




Figure 10. Threshold Voltage vs. Junction Temperature




Figure 12. Switching Energy vs. Drain Current $(V_{DD} = 800 \text{ V})$




Figure 13. MOSFET Switching Energy vs. Junction Temperature




Figure 15. MOSFET Switching Energy vs. External Gate Resistance




Figure 17. MOSFET Junction to Heatsink Transient Thermal Impedance, $Z_{th\,JHS}$ (°C/W)




Figure 14. Reverse Recovery Energy vs. Junction Temperature




Figure 16. Reverse Recovery Energy vs. External Gate Resistance




Figure 18. Forward Bias Safe Operating Area (FBSOA)




Figure 19. Switching Safe Operating Area




Figure 21. Maximum Power Dissipation Derating vs. Heatsink Temperature




Figure 20. Continuous Drain Current Derating vs. Heatsink Temperature




Figure 22. Typical Output Current Capability vs. Switching Frequency (Inverter Application)

Timing Characteristics




Figure 23. Timing vs. Source Current




Figure 25. Timing vs. Junction Temperature




Figure 27. Timing vs. External Gate Resistance




Figure 24. dv/dt and di/dt vs. Source Current




Figure 26. dv/dt and di/dt vs. Junction Temperature




Figure 28. dv/dt and di/dt vs. External Gate Resistance

Definitions




Figure 29. Turn-off Transient Definitions




Figure 31. Reverse Recovery Definitions




Figure 30. Turn-on Transient Definitions







Figure 32. V_{GS} Transient Definitions


Pinout







Package Dimension (mm)









Product Ordering Code

Part Number	Description			
CBB032M12FM3	Without Pre-Applied Phase Change Thermal Interface Material			
CBB032M12FM3T	With Pre-Applied Phase Change Thermal Interface Material			

Supporting Links & Tools

Evaluation Tools & Support

- KIT-CRD-CIL12N-FMB: Dynamic Evaluation Board for Full-Bridge FM3 Modules
- CBB032M12FM3 PLECS Model
- SpeedFit 2.0 Design Simulator™
- <u>Technical Support Forum</u>

Dual-Channel Gate Driver Board

- EVAL-ADUM4146WHB1Z: Analog Devices® Gate Driver Board
- Si823H-AxWA-KIT: Skyworks® Gate Driver Board
- ACPL-355JC: Broadcom® Gate Driver Board
- CGD1700HB2M-UNA: Wolfspeed Gate Driver Board
- CGD12HB00D: Differential Transceiver Daughter Board Companion Tool for Differential Gate Drivers

Application Notes

- CPWR-AN41: Mounting Instructions and PCB Requirements
- CPWR-AN42: Thermal Interface Material Application Note
- CPWR-AN45: Dynamic Performance Application Note

Notes & Disclaimer

This document and the information contained herein are subject to change without notice. Any such change shall be evidenced by the publication of an updated version of this document by Wolfspeed. No communication from any employee or agent of Wolfspeed or any third party shall effect an amendment or modification of this document. No responsibility is assumed by Wolfspeed for any infringement of patents or other rights of third parties which may result from use of the information contained herein. No license is granted by implication or otherwise under any patent or patent rights of Wolfspeed.

Notwithstanding any application-specific information, guidance, assistance, or support that Wolfspeed may provide, the buyer of this product is solely responsible for determining the suitability of this product for the buyer's purposes, including without limitation for use in the applications identified in the next bullet point, and for the compliance of the buyers' products, including those that incorporate this product, with all applicable legal, regulatory, and safety-related requirements.

This product has not been designed or tested for use in, and is not intended for use in, applications in which failure of the product would reasonably be expected to cause death, personal injury, or property damage, including but not limited to equipment implanted into the human body, life-support machines, cardiac defibrillators, and similar emergency medical equipment, aircraft navigation, communication, and control systems, aircraft power and propulsion systems, air traffic control systems, and equipment used in the planning, construction, maintenance, or operation of nuclear facilities.

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Wolfspeed representative or from the Product Documentation sections of www.wolfspeed. com.

REACh Compliance

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact your Wolfspeed representative to ensure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

Contact info:

4600 Silicon Drive Durham, NC 27703 USA Tel: +1.919.313.5300 www.wolfspeed.com/power