


128K x 36 3.3V Synchronous ZBT™ SRAM 2.5V I/O, Burst Counter Pipelined Outputs

Features

- 128K x 36 memory configurations
- Supports high performance system speed 150 MHz (3.8 ns Clock-to-Data Access)
- ◆ ZBTTM Feature No dead cycles between write and read cycles
- Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications

- 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (**BW**1 **BW**4) control (May tie active)
- Three chip enables for simple depth expansion
- ◆ 3.3V power supply (±5%), 2.5V I/O Supply (VDDQ)
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP) and 119 ball grid array (BGA)
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Functional Block Diagram



ZBT and ZeroBus Turnaround are trademarks of Renesas and the architecture is supported by Micron Technology and Motorola Inc.

Description

The IDT71V2546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT $^{\text{TM}}$, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V2546 contains data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable (\overline{CEN}) pin allows operation of the IDT71V2546 to be suspended as long as necessary. All synchronous inputs are ignored when (\overline{CEN}) is high and the internal device registers will hold their previous values.

There are three chip enable pins $(\overline{CE}_1, CE_2, \overline{CE}_2)$ that allow the user to deselect the device when desired. If any one of these three are not asserted when ADV/ \overline{LD} is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

The IDT71V2546 has an on-chip burst counter. In the burst mode, the IDT71V2546 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71V2546 SRAM utilizes a high-performance CMOS process and is packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).

Pin Description Summary

A0-A16	Address Inputs	Input	Synchronous
Œ1, CE2, Œ2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
\overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , \overline{BW}_4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
ZZ	Sleep Mode	Input	Synchronous
I/O0-I/O31, I/OP1-I/OP4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static
		·	

$\underline{\mathsf{Pin}\;\mathsf{Definitions}^{(1)}}$

Symbol	Pin Function	I/O	Active	Description
A0-A16	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/\(\overline{\D}\) is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\(\overline{\D}\) is low with the chip deselected, any burst in progress is terminated. When ADV/\(\overline{\D}\) is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\(\overline{\D}\) is sampled high.
R/W	Read / Write	ı	N/A	R/W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When PW and ADV/LD are sampled low) the appropriate byte write signal ($\overline{BW_1}$ - $\overline{BW_4}$) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when PW is sampled high. The appropriate byte(s) of data are written into the device two cycles later. $\overline{BW_1}$ - $\overline{BW_4}$ can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	ı	LOW	Synchronous active low chip enable. \overline{CE}_1 and \overline{CE}_2 are used with CE₂ to enable the IDT71V2546. (\overline{CE}_1 or \overline{CE}_2 sampled high or CE₂ sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT [™] has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE ₂	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to enable the chip. CE2 has inverted polarity but otherwise identical to $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$.
CLK	Clock	I	N/A	This is the clock input to the IDT71V2546. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	1/0	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Burst order selection input. When \overline{LBO} is high the Interleaved burst sequence is selected. When \overline{LBO} is low the Linear burst sequence is selected. \overline{LBO} is a static input and it must not change during device operation.
ŌĒ	Output Enable	ı	LOW	Asynchronous output enable. \overline{OE} must be low to read data from the IDT71V2546. When \overline{OE} is high the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V2546 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.


5294 tbl 02

NOTE:

 $1. \quad \text{All synchronous inputs must meet specified setup and hold times with respect to CLK}.$



Pin Configuration⁽³⁾ — 128K x 36, PKG100



Top View 100 TQFP

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 2. Pin 64 does not have to be connected directly to Vss as long as the input voltage is ≤ VıL; on the latest die revision this pin supports ZZ (sleep mode).
- 3, This text does not indicate the orientation of actual part-marking..

Pin Configuration⁽³⁾ — 128K x 36, BG119

	1	2	3	4	5	6	7
Α	VDDQ	O A6	O A4	O NC	O A8	A16	VDDQ
В	O _{NC} O	O CE2	O A3 O	ADV/LD	O A9 O	O CE2	O NC O
С	NC O	A7 O	A2 O	VDD O	A12	A15	NC O
D	I/O16	I/OP3	vss O	NC O	VSS	I/OP2	I/O15
Е	I/O17	I/O18 O	Vss O	CE ₁	VSS	I/O13	I/O14
F	VDDQ O	I/O19 O	Vss O	OE NC O_	Vss O	I/O12	VDDQ O
G	I/O20 O	I/O21 O	<u>В</u> ₩3	NC O	BW ₂	I/O11	I/O10 O
Н	I/O22 O	I/O23 O	VSS	R/W O	VSS	I/O9 O	I/O8 O
J	VDDQ O	VDD O	VDD(1)	VDD O	V _{DD} (1)	VDD O	VDDQ O
K	I/O24 O I/O25	I/O26 O I/O27	VSS O	CLK O NC	VSS O	I/O6 O I/O4	I/O7 O I/O5
М	0 VDDQ	I/O27 O I/O28	BW ₄ O VSS	O CEN	BW ₁ O VSS	I/O ⁴ I/O ³	O VDDQ
N	O I/O29	O I/O30	O VSS	O A1	O Vss	I/O2	O I/O1
P	O I/O31	O I/OP4	O Vss	O A0	O Vss	O I/OP1	I/O0
R	O NC	O A5	O LBO	O VDD	O V _{DD} (1)	O A13	O NC
т	O NC	O NC	O A10	O A11	O A14	O NC	NC/ZZ ⁽²⁾
U	O VDDQ	O NC	O NC	O NC	O NC	O NC	O VDDQ

5294 drw 13a

Top View 119 BGA

- 1. J3, J5, and R5 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- 2. Pin T7 supports ZZ (sleep mode) on the latest die revision.
- 3. This text does not indicate orientation of actual part-marking.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	V _{DD}	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	2.5V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	2.5V±5%

NOTE:

1. Ta is the "instant on" case temperature.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial Values	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND		
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	°C
IA ⁽⁷⁾	Industrial Operating Temperature	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
Іоит	DC Output Current	50	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. Ta is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	٧
Vss	Supply Voltage	0	0	0	٧
Vн	Input High Voltage - Inputs	1.7	_	VDD +0.3	٧
VIH	Input High Voltage - I/O	1.7	_	VDDQ +0.3 ⁽²⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.7	٧

5294 tbl 03

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.
- 2. ViH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.

100 TQFP Capacitance $^{(1)}$ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5294 thl 07

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

119 BGA Capacitance⁽¹⁾

 $(TA = +25^{\circ} C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Ci/o	I/O Capacitance	Vout = 3dV	7	pF

5294 tbl 07a

NOTE:

1. This parameter is guaranteed by device characterization, but not production

Synchronous Truth Table⁽¹⁾

CEN	R/W	Chip ⁽⁵⁾ Enable	ADV/LD	B₩x	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O ⁽⁶⁾ (2 cycles later)
L	L	Select	L	Valid	External	Х	LOAD WRITE	D ⁽⁷⁾
L	Н	Select	L	Х	External	Х	LOAD READ	Q ⁽⁷⁾
L	Х	Х	Н	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	Х	Deselect	L	Х	Х	Х	DESELECT or STOP ⁽³⁾	HiZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HiZ
Н	Х	Х	Х	Х	Х	Х	SUSPEND ⁽⁴⁾	Previous Value

5294 tbl 08

NOTES:

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. When ADV/\overline{\overline{\D}} signal is sampled high, the internal burst counter is incremented. The R/\overline{\W}} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\overline{\W}} signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- 4. When $\overline{\text{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
- 5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, $CE_2 = H$ on these chip enables. Chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
- 7. Q Data read from the device, D data written to the device.

Partial Truth Table for Writes⁽¹⁾

OPERATION	R/W	BW ₁	BW ₂	BW₃	BW ₄
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/O _{P1}) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/OP2)(2)	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/OP3)(2)	L	Н	Н	L	Н
WRITE BYTE 4 (VO[24:31], VOP4)(2)	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

5294 tbl 09

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.



Interleaved Burst Sequence Table (**LBO**=VDD)

	Sequ	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	Α0	A1	A0	
First Address	0	0	0	1	1	0	1	1	
Second Address	0	1	0	0	1	1	1	0	
Third Address	1	0	1	1	0	0	0	1	
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0	


NOTE: 5294 tbl 10

Linear Burst Sequence Table (**LBO**=Vss)

	Sequ	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0	
First Address	0	0	0	1	1	0	1	1	
Second Address	0	1	1	0	1	1	0	0	
Third Address	1	0	1	1	0	0	0	1	
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0	

NOTE: 5294 tbl 11

Functional Timing Diagram (1)



- 1. This assumes \overline{CEN} , \overline{CE}_1 , CE_2 , \overline{CE}_2 are all true.
- 2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles (2)

Cycle	Address	R/W	ADV/LD	ŒE ⁽¹⁾	CEN	≅₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Х	Х	Х	Load read
n+1	Χ	Х	Н	Х	L	Х	Х	Х	Burst read
n+2	A1	Н	L	L	L	Х	L	Q ₀	Load read
n+3	Χ	Χ	L	Н	L	Х	L	Q0+1	Deselect or STOP
n+4	Χ	Χ	Н	Х	L	Х	L	Q1	NOOP
n+5	A 2	Η	L	L	L	Х	Х	Z	Load read
n+6	Χ	Χ	Н	Х	L	Х	Х	Z	Burst read
n+7	Χ	Х	L	Н	L	Х	L	Q2	Deselect or STOP
n+8	Аз	L	L	L	L	L	L	Q2+1	Load write
n+9	Χ	Х	Н	Х	L	L	Х	Z	Burst write
n+10	A 4	L	L	L	L	L	Х	D3	Load write
n+11	Χ	Х	L	Н	L	Х	Х	D3+1	Deselect or STOP
n+12	Χ	Х	Н	Х	L	Х	Х	D4	NOOP
n+13	A 5	L	L	L	L	L	Х	Z	Load write
n+14	A 6	Н	L	L	L	Х	Х	Z	Load read
n+15	A 7	L	L	L	L	L	Х	D ₅	Load write
n+16	Χ	Х	Н	Х	L	L	L	Q ₆	Burst write
n+17	A 8	Η	L	L	L	Х	Х	D7	Load read
n+18	X	Х	Н	Х	L	Х	Х	D7+1	Burst read
n+19	A 9	L	L	L	L	L	L	Q8	Load write

NOTES: 5294 tbl 12

1. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.

Read Operation (1)

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	≅₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Χ	L	Χ	Х	Х	Clock Setup Valid
n+2	Х	Х	Х	Х	Х	Х	L	Q ₀	Contents of Address Ao Read Out

5294 tbl 13

1. $\underline{H} = High; L = Low; X = Don't Care; Z = High Impedance.$

^{2.} H = High; L = Low; X = Don't Care; Z = High Impedance.

^{2.} $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE}_3 = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_3 = H$.

5294 tbl 14

Burst Read Operation (1)

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	H	Х	L	Х	Х	Х	Clock Setup Valid, Advance Counter
n+2	Х	Х	Ħ	Х	L	Х	L	Q ₀	Address Ao Read Out, Inc. Count
n+3	Х	Х	H	Х	L	Х	L	Q0+1	Address A ₀₊₁ Read Out, Inc. Count
n+4	Х	Х	H	Х	L	Х	L	Q0+2	Address A ₀₊₂ Read Out, Inc. Count
n+5	A1	Η	L	L	L	Х	L	Q0+3	Address A ₀₊₃ Read Out, Load A ₁
n+6	Х	Х	Н	Х	L	Х	L	Q ₀	Address Ao Read Out, Inc. Count
n+7	Х	Х	Н	Х	L	Х	L	Q1	Address A1 Read Out, Inc. Count
n+8	A2	Н	L	L	L	Х	L	Q1+1	Address A ₁₊₁ Read Out, Load A ₂

NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	≅₩x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock Setup Valid
n+2	Х	Х	Х	Х	L	Х	Х	D ₀	Write to Address Ao

5294 tbl 15 NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Burst Write Operation(1)

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments	
n	A ₀	L	L	L	L	L	Х	Х	Address and Control meet setup	
n+1	Х	Х	Н	Х	L	L	Х	Х	Clock Setup Valid, Inc. Count	
n+2	Х	Х	Н	Х	L	L	Х	D ₀	Address Ao Write, Inc. Count	
n+3	Х	Х	Н	Х	L	L	Х	D0+1	Address A ₀₊₁ Write, Inc. Count	
n+4	Х	Х	Н	Х	L	L	Х	D0+2	Address A ₀₊₂ Write, Inc. Count	
n+5	A1	L	L	L	L	L	Х	D0+3	Address A ₀₊₃ Write, Load A ₁	
n+6	Х	Х	Н	Х	L	L	Х	D ₀	Address Ao Write, Inc. Count	
n+7	Х	Х	Н	Х	L	L	Х	D1	Address A ₁ Write, Inc. Count	
n+8	A ₂	L	L	L	L	L	Х	D1+1	Address A ₁₊₁ Write, Load A ₂	

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Read Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	Н	Χ	Х	Х	Clock n+1 Ignored
n+2	A1	Н	L	L	L	Χ	Х	Х	Clock Valid
n+3	Х	Х	Х	Х	Н	Х	L	Q ₀	Clock Ignored. Data Qo is on the bus.
n+4	Х	Х	Х	Х	Н	Χ	L	Q ₀	Clock Ignored. Data Qo is on the bus.
n+5	A2	Н	L	L	L	Х	L	Q ₀	Address Ao Read out (bus trans.)
n+6	Аз	Н	L	L	L	Χ	L	Q1	Address A ₁ Read out (bus trans.)
n+7	A 4	Н	L	L	L	Х	L	Q2	Address A2 Read out (bus trans.)

NOTES:

5294 tbl 17

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Write Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	≅₩x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Х	Х	Address and Control meet setup.
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored.
n+2	A1	L	L	L	L	L	Х	Х	Clock Valid.
n+3	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+5	A2	L	L	L	L	L	Х	D ₀	Write Data Do
n+6	Аз	L	L	L	L	L	Х	D1	Write Data D1
n+7	A4	L	L	L	L	L	Х	D2	Write Data D2

NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = L$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Read Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	B₩x	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Η	L	Х	Х	?	Deselected.
n+2	A ₀	Н	L	L	L	Х	Х	Z	Address and Control meet setup
n+3	Х	Х	L	Η	L	Χ	Х	Z	Deselected or STOP.
n+4	A1	Н	L	L	L	Χ	L	Q ₀	Address Ao Read out. Load A1.
n+5	Х	Х	L	Η	L	Χ	Х	Z	Deselected or STOP.
n+6	Х	Х	L	Η	L	Χ	L	Q1	Address A ₁ Read out. Deselected.
n+7	A2	Н	L	L	L	Χ	Х	Z	Address and control meet setup.
n+8	Х	Х	Ĺ	Н	L	Х	Х	Z	Deselected or STOP.
n+9	X	Х	L	Н	L	Χ	L	Q2	Address A ₂ Read out. Deselected.

NOTES:

5294 tbl 19

5294 tbl 20

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	≅₩x	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Χ	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Н	L	Χ	Х	?	Deselected.
n+2	A ₀	L	L	L	L	L	Х	Z	Address and Control meet setup
n+3	Х	Х	L	Н	L	Χ	Х	Z	Deselected or STOP.
n+4	A1	L	L	L	L	L	Х	D ₀	Address Do Write in. Load A1.
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+6	Х	Х	٦	Η	L	Х	Х	D1	Address D ₁ Write in. Deselected.
n+7	A2	L	L	L	L	L	Х	Z	Address and control meet setup.
n+8	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+9	Х	Χ	L	Н	L	Χ	Х	D ₂	Address D ₂ Write in. Deselected.

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($VDD = 3.3V \pm 5\%$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IILII	Input Leakage Current	VDD = Max., VIN = 0V to VDD	_	5	μA
IIul	LBO, JTAG and ZZ Input Leakage Current ⁽¹⁾	VDD = Max., VIN = 0V to VDD	_	30	μA
IILOI	Output Leakage Current	Vout = 0V to VDDQ, Device Deselected	_	5	μA
Vol	Output Low Voltage	loL = +6mA, VDD = Min.	_	0.4	V
Vон	Output High Voltage	loн = -6mA, Vdd = Min.	2.0	_	V

NOTE:

5294 tbl 21

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽¹⁾ (VDD = 3.3V±5%)

			150	MHz	133	MHz	100	MHz	Unit
Symbol	Parameter	Test Conditions	Com'l	Ind'l	Com'l	Ind'l	Com'l	Ind'l	Unit
ldd	Operating Power Supply Current	Device Selected, Outputs Open, $ \begin{array}{lll} \text{Device Selected, Outputs Open,} \\ \text{ADV/LD} = X, \text{V}_{\text{DD}} = \text{Max.,} \\ \text{Vin} \geq \text{ViH or } \leq \text{ViL, } f = \text{fMax}^{(2)} \\ \end{array} $	325	335	300	310	250	260	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., \ V_{IN} \ge V_{HD} \ or \le V_{LD}, \\ f = 0^{(2,3)}$	40	45	40	45	40	45	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $VDD = Max.$, $VIN \ge VHD$ or $< VLD$, $f = fMax^{(2.3)}$	120	130	110	120	100	110	mA
ISB3	Idle Power Supply Current	$\label{eq:decomposition} $	40	45	40	45	40	45	mA

NOTES:

5294 tbl 22

- 1. All values are maximum guaranteed values.
- 2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcvc; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions

(VDDQ = 2.5V)

(VDDQ - 2.5V)	
Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	(VDDQ/2)
Output Timing Reference Levels	(VDDQ/2)
AC Test Load	See Figure 1

^{1.} The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to Vpb and ZZ will be internally pulled to Vss if it is not actively driven in the application.

AC Electrical Characteristics


(VDD = 3.3V±5%, Commercial and Industrial Temperature Ranges)

		150MHz		133MHz		100MHz		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc	Clock Cycle Time	6.7	_	7.5	_	10		ns
tF ⁽¹⁾	Clock Frequence		150	_	133	_	100	MHz
tcH ⁽²⁾	Clock High Pulse Width	2.0	_	2.2	_	3.2	_	ns
tcL ⁽²⁾	Clock Low Pulse Width	2.0	_	2.2	_	3.2	_	ns
Output Par	ameters	•				•		•
tcD	Clock High to Valid Data	_	3.8	_	4.2		5	ns
tcpc	Clock High to Data Change	1.5	_	1.5	_	1.5	_	ns
tclz ^(3,4,5)	Clock High to Output Active	1.5	_	1.5	_	1.5	_	ns
tcHz ^(3,4,5)	Clock High to Data High-Z	1.5	3	1.5	3	1.5	3.3	ns
toE	Output Enable Access Time	T -	3.8	_	4.2	_	5	ns
toLZ ^(3,4)	Output Enable Low to Data Active	0	_	0	_	0	_	ns
tohz ^(3,4)	Output Enable High to Data High-Z	_	3.8	_	4.2	_	5	ns
Set Up Tim	nes	•	•			•	•	
tse	Clock Enable Setup Time	1.5	_	1.7	_	2.0	_	ns
tsa	Address Setup Time	1.5	_	1.7	_	2.0	_	ns
tsD	Data In Setup Time	1.5	_	1.7	_	2.0	_	ns
tsw	Read/Write (R/W) Setup Time	1.5	_	1.7	_	2.0	_	ns
tsadv	Advance/Load (ADV/LD) Setup Time	1.5	_	1.7	_	2.0	_	ns
tsc	Chip Enable/Select Setup Time	1.5	_	1.7	_	2.0		ns
tsB	Byte Write Enable (BWx) Setup Time	1.5	_	1.7	_	2.0	_	ns
Hold Times	8							
tHE	Clock Enable Hold Time	0.5	_	0.5	_	0.5		ns
tHA	Address Hold Time	0.5	_	0.5	_	0.5		ns
tHD	Data In Hold Time	0.5	_	0.5	_	0.5		ns
tHW	Read/Write (R/W) Hold Time	0.5		0.5		0.5	_	ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5	_	0.5	_	0.5	_	ns
tHC	Chip Enable/Select Hold Time	0.5	_	0.5	_	0.5	_	ns
tHB	Byte Write Enable (BWx) Hold Time	0.5		0.5		0.5		ns

NOTES:


- 1. tF = 1/tcyc.
- 2. Measured as HIGH above 0.6VDDQ and LOW below 0.4VDDQ.
- 3. Transition is measured $\pm 200 \text{mV}$ from steady-state.
- 4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 5. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is about 1ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 3.135V).

Timing Waveform of Read Cycle^(1,2,3,4)



- Q (A1) represents the first output from the external address A1. Q (A2) represents the first output from the external address A2; Q (A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
 CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/ \overline{LD} LOW. Road or Write) is fixed by the state of the R/ \overline{W} signal when new address and control are R/ \overline{W} is don't care when the SRAM is bursting (ADV/ \overline{LD} sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/ \overline{W} signal when new address and control are loaded into the SRAM.


Timing Waveform of Write Cycles^(1,2,3,4,5)



- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits Ao and A1 are advancing for the four word burst in the sequence defined by the state of the \overline{LBO} input.

 2. CE2 timing transitions are identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals. For example, when \overline{CE}_1 and \overline{CE}_2 are LOW on this waveform, CE2 is HIGH.
- 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
 4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
 - Individual Byte Writesignals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of Combined Read and Write Cycles $^{(1,2,3)}$



NOTES:

Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
 CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
 Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of $\overline{\textbf{CEN}}$ Operation^(1,2,3,4)




- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition
 - did not occur. All internal registers in the SRAM will retain their previous state.
 4. Individual Byte Write signals (BWx) must bevalid on all write and burst-write cycles. A write cycle is initiated when RiW signal is sampled LOW. The byte write information comes in two cycles before


the actual data is presented to the SRAM.

Timing Waveform of $\overline{\textbf{CS}}$ Operation $^{(1,2,3,4)}$



- 1. Q (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3.
 2. CE2 timing transitions are identical but inverted to the CEi and CEs signals. For example, when CEi and CEs are LOW on this waveform, CE2 is HIGH.
 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
 - Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.


Timing Waveform of $\overline{\textbf{OE}}$ Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information



- 1. Contact your local sales office for Industrial temp range for other speeds, packages and powers.
- 2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Orderable Part Information

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
100	71V2546S100BG	BG119	PBGA	С
	71V2546S100BG8	BG119	PBGA	С
	71V2546S100BGI	BG119	PBGA	I
	71V2546S100BGl8	BG119	PBGA	ı
	71V2546S100PFG	PKG100	TQFP	С
	71V2546S100PFG8	PKG100	TQFP	С
133	71V2546S133BG	BG119	PBGA	С
	71V2546S133BG8	BG119	PBGA	С
	71V2546S133BGI	BG119	PBGA	I
	71V2546S133BGl8	BG119	PBGA	ı
	71V2546S133PFG	PKG100	TQFP	С
	71V2546S133PFG8	PKG100	TQFP	С
150	71V2546S150BG	BG119	PBGA	С
	71V2546S150BG8	BG119	PBGA	С
	71V2546S150PFG	PKG100	TQFP	С
	71V2546S150PFG8	PKG100	TQFP	С

Datasheet Document History

12/31/99		Created preliminary datasheet from 71V2556 and 71V2558 datasheets. Changed tcpc, tclz,
		and tCHZ minimums from 1.0ns to 1.5ns.
03/04/00	Pg. 1,14,15,22	Add 150 MHz speed grade offering
05/02/00	Pg. 5,6	Insert clarification note to Recommended Operating Temperature and Absolute Max Ratings tables
	Pg. 5,6,7	Clarify note on TQFP and BGA pin configurations; corrected typo in pinout
	Pg. 6	Add BGA capacitance table
	Pg. 21	Add 100 pin TQFP Package Diagram Outline
05/26/00	Pg. 23	Add new package offering, 13 x 15mm 165 fBGA
		Correct 119 BGA Package Diagram Outline
07/26/00	Pg. 5-8	Add ZZ, sleep mode reference note to BG119, PK100 and BQ165 pinouts
	Pg. 8	Update BQ165 pinout
	Pg. 23	Update BG119 Package Diagram Outline dimensions
10/25/00		Remove Preliminary status from datasheet
	Pg. 8	Add reference note to pin N5 on BQ165, reserved for JTAG pin TRST
05/20/02	Pg. 1-8,15,22,23,27	Added JTAG "SA" version functionality and updated ZZ pin descriptions and notes
09/30/04	Pg. 7	Updated pin configuration for the 119 BGA-reordered I/O signals on P6, P7 (128K x 36)
		and P7, N6, L6, K7, H6, G7, F6, E7, D6 (256K x 18).
02/23/07	Pg. 27	Added X step die generation to data sheet ordering information.
05/27/10	Pg. 24	Added "Restricted hazardous substance device" to the ordering information.
04/11/11	Pg. 1-21	Removed 71V2548 (EOL), fBGA 165 pin, and JTAG information.
	Pg. 13	Added 150MHz data for Industrial information.
	Pg. 20	Added Tape and Reel to Ordering information and updated description of Restricted hazardous
		substance device to Green.
08/12/20	Pg. 1 - 22	Rebranded as Renesas datasheet
	Pg. 1 & 20	Updated Industrial temp range and green availability
	Pg. 4 - 5	Updated package codes
	Pg. 20	Removed X generation die stepping from Ordering Information
	Pg. 21	Added Orderable Part Information table

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/