

36V, 2μA I_Q, 100mA Low Dropout Voltage Linear Regulator

General Description

The RT2560Q is a high voltage linear regulator offering the benefits of high input voltage, low dropout voltage, low quiescent current and low external components.

The feature of low quiescent current as low as 2μA is ideal for powering the battery equipment to a longer service life. The RT2560Q is stable with the ceramic output capacitor over its wide input range from 3.5V to 36V and the entire range of output load current (0mA to 100mA).

Ordering Information

RT2560Q-□□□□	
□	Package Type
SP	: SOP-8 (Exposed Pad-Option 2)
□	Lead Plating System
G	: Green (Halogen Free and Pb Free)
□	Output Voltage
25	: 2.5V
33	: 3.3V
50	: 5V
C0	: 12V

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.


Features

- AEC-Q100 Grade3 Certification
- 2μA Quiescent Current
- ±2% Output Accuracy
- 100mA Output Current
- 3.5V to 36V Input Voltage Range
- Dropout Voltage : 0.55V at 10mA
- Fixed Output Voltage : 2.5V, 3.3V, 5V, 12V
- Stable with Ceramic or Tantalum Capacitor
- Current Limit Protection
- Over-Temperature Protection
- SOP-8 (Exposed Pad) Package
- RoHS Compliant and Halogen Free


Applications

- Portable, Battery Powered Equipment
- Ultra Low Power Microcontrollers
- Notebook Computers

Pin Configurations




Simplified Application Circuit



Functional Pin Description

Pin No.	Pin Name	Pin Function
1	VCC	Supply Voltage Input.
2, 4, 5, 6, 8	NC	No Internal Connection.
3	VOUT	Regulator Output.
7, 9 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.

Function Block Diagram



Operation

The RT2560Q is a high input voltage linear regulator designed specially for low external components system. The input voltage range is from 3.5V to 36V.

The minimum required output capacitance for stable operation is 1 μ F effective capacitance after consideration of the temperature and voltage coefficient of the capacitor.

Output Transistor

The RT2560Q builds in a P-MOSFET output transistor which provides a low switch-on resistance for low dropout voltage applications.

Error Amplifier

The Error Amplifier compares the internal reference voltage with the output feedback voltage from the internal divider, and controls the Gate voltage of P-MOSFET to support good line regulation and load regulation at output voltage.

Current Limit

The RT2560Q provides current limit function to prevent the device from damages during over-load or short-circuit condition. This current is detected by an internal sensing transistor.

Over-Temperature Protection

The over-temperature protection function will turn off the P-MOSFET when the junction temperature exceeds 150°C (typ.). Once the junction temperature cools down by approximately 20°C, the regulator will automatically resume operation.

Absolute Maximum Ratings (Note 1)

- VCC to GND ----- -0.3V to 40V
- Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$
 SOP-8 (Exposed Pad) ----- 2.041W
- Package Thermal Resistance (Note 2)
 SOP-8 (Exposed Pad), θ_{JA} ----- 49°C/W
 SOP-8 (Exposed Pad), θ_{JC} ----- 8°C/W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
 HBM (Human Body Model) ----- 2kV

Recommended Operating Conditions (Note 4)

- Supply Input Voltage, VCC ----- 3.5V to 36V
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

Electrical Characteristics

($V_{OUT} + 1V < V_{CC} < 36V$, $T_A = -40^\circ\text{C}$ to 85°C , unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit	
DC Output Voltage	V_{OUT}	$I_{OUT} = 10\text{mA}$	$V_{OUT} = 3.3\text{V}$	3.234	--	3.366	V
			$V_{OUT} = 2.5\text{V}$	2.45	--	2.55	
			$V_{OUT} = 5\text{V}$	4.9	--	5.1	
			$V_{OUT} = 12\text{V}$	11.79	--	12.24	
Dropout Voltage	V_{DROP}	$I_{OUT} = 10\text{mA}$	--	0.32	0.55	V	
VCC Quiescent Current	I_Q	$I_{OUT} = 0\text{mA}$, $V_{CC} = 12\text{V}$	$V_{OUT} = 3.3\text{V}$	--	2	3.5	μA
			$V_{OUT} = 2.5\text{V}$				
			$V_{OUT} = 5\text{V}$				
		$I_{OUT} = 0\text{mA}$, $V_{CC} = 24\text{V}$	$V_{OUT} = 12\text{V}$	--	3.5	5	
Line Regulation	ΔV_{LINE}	$I_{OUT} = 10\text{mA}$	--	0.04	0.5	%	
Load Regulation	ΔV_{LOAD}	$0\text{mA} < I_{OUT} < 50\text{mA}$, $V_{CC} = 12\text{V}$	$V_{OUT} = 3.3\text{V}$	-0.5	--	0.5	%
			$V_{OUT} = 2.5\text{V}$				
			$V_{OUT} = 5\text{V}$				
		$0\text{mA} < I_{OUT} < 50\text{mA}$, $V_{CC} = 24\text{V}$	$V_{OUT} = 12\text{V}$				
Output Current Limit	I_{LIM}	$V_{OUT} = 0.5 \times V_{OUT(\text{normal})}$, $V_{CC} = 12\text{V}$	$V_{OUT} = 3.3\text{V}$	115	175	300	mA
			$V_{OUT} = 2.5\text{V}$				
			$V_{OUT} = 5\text{V}$				
		$V_{OUT} = 0.5 \times V_{OUT(\text{normal})}$, $V_{CC} = 24\text{V}$	$V_{OUT} = 12\text{V}$				

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Thermal Shutdown Temperature (Junction Temperature)	T_{SD}	$I_{OUT} = 30mA$	--	150	--	$^{\circ}C$
Thermal Shutdown Hysteresis	ΔT_{SD}		--	20	--	$^{\circ}C$


Note 1. Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. θ_{JA} is measured at $T_A = 25^{\circ}C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package. The PCB copper area with exposed pad is $70mm^2$.







Note 3. Devices are ESD sensitive. Handling precaution is recommended.







Note 4. The device is not guaranteed to function outside its operating conditions.


Typical Application Circuit



Typical Operating Characteristics







Application Information

Capacitor Selection

Like any low dropout linear regulator, the RT2560Q's external input and output capacitors must be properly selected for stability and performance. Use a 1µF or larger input capacitor and place it close to the IC's VCC and GND pins. Any output capacitor met the minimum 1mΩ ESR (Equivalent Series Resistance) and effective capacitance larger than 1µF requirement may be used. Place the output capacitor close to the IC's VOUT and GND pins. Increasing capacitance and decreasing ESR can improve the circuit's PSRR and line transient response.

Over-Temperature Protection

Thermal protection limits power dissipation to prevent IC overheat. When the operation junction temperature exceeds 150°C, the over-temperature protection circuit starts the thermal shutdown function and turns the regulator off. The regulator turns on again after the junction temperature cools down by 20°C.

Power Dissipation

For continuous operation, do not exceed absolute maximum operation junction temperature 125°C. The power dissipation definition in device is :

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_Q$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junctions to ambient. The maximum power dissipation can be calculated by following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where $T_{J(MAX)}$ is the maximum operation junction temperature, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance.

For recommended operating conditions specification, the maximum junction temperature is 125°C. The junction to ambient thermal resistance for SOP-8 (Exposed Pad) package is 75°C/W on the standard JEDEC 51-7 (4 layers, 2S2P) thermal test board. The copper thickness is 2oz.

The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated by following formula :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (75^\circ\text{C/W}) = 1.33\text{W}$$

(SOP-8 Exposed Pad on the minimum layout)


$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (49^\circ\text{C/W}) = 2.04\text{W}$$

(SOP-8 Exposed Pad on the 70mm² copper area layout)


Layout Considerations

The thermal resistance θ_{JA} of SOP-8 (Exposed Pad) is determined by the package design and the PCB design. However, the package design had been designed. If possible, it's useful to increase thermal performance by the PCB design. The thermal resistance θ_{JA} can be decreased by adding a copper under the exposed pad of SOP-8 (Exposed Pad) package.

As shown in Figure 1, the amount of copper area to which the SOP-8 (Exposed Pad) is mounted affects thermal performance. When mounted to the standard SOP-8 (Exposed Pad) pad (Figure 1.a), θ_{JA} is 75°C/W. Adding copper area of pad under the SOP-8 (Exposed Pad) (Figure 1.b) reduces the θ_{JA} to 64°C/W. Even further, increasing the copper area of pad to 70mm² (Figure 1.e) reduces the θ_{JA} to 49°C/W.



(a) Copper Area = (2.3 x 2.3) mm², $\theta_{JA} = 75^\circ\text{C/W}$



(b) Copper Area = 10mm², $\theta_{JA} = 64^\circ\text{C/W}$






Figure 1. Thermal Resistance vs. Copper Area Layout
Thermal Design

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance θ_{JA} . The Figure 2 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.





Figure 2. Derating Curve for Package

Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
A	4.801	5.004	0.189	0.197	
B	3.810	4.000	0.150	0.157	
C	1.346	1.753	0.053	0.069	
D	0.330	0.510	0.013	0.020	
F	1.194	1.346	0.047	0.053	
H	0.170	0.254	0.007	0.010	
I	0.000	0.152	0.000	0.006	
J	5.791	6.200	0.228	0.244	
M	0.406	1.270	0.016	0.050	
Option 1	X	2.000	2.300	0.079	0.091
	Y	2.000	2.300	0.079	0.091
Option 2	X	2.100	2.500	0.083	0.098
	Y	3.000	3.500	0.118	0.138

8-Lead SOP (Exposed Pad) Plastic Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City
 Hsinchu, Taiwan, R.O.C.
 Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.