# National Semiconductor is now part of Texas Instruments.

Search <a href="http://www.ti.com/">http://www.ti.com/</a> for the latest technical information and details on our current products and services.



# LMV7235/LMV7239

# 45 nsec, Ultra Low Power, Low Voltage, Rail-to-Rail Input Comparator with Open-Drain/Push-Pull Output

# **General Description**

The LMV7235/LMV7239 are ultra low power, low voltage, 45 nsec comparators. They are guaranteed to operate over the full supply voltage range of 2.7V to 5.5V. These devices achieve a 45 nsec propagation delay while consuming only 65µA of supply current at 5V.

The LMV7235/LMV7239 have a greater than rail-to-rail common mode voltage range. The input common mode voltage range extends 200mV below ground and 200mV above supply, allowing both ground and supply sensing.

The LMV7235 features an open drain output. By connecting an external resistor, the output of the comparator can be used as a level shifter.

The LMV7239 features a push-pull output stage. This feature allows operation without the need of an external pull-up resistor.

The LMV7235/LMV7239 are available in the 5-Pin SC70 and 5-Pin SOT23 packages, which are ideal for systems where small size and low power is critical.

### **Features**

 $(V_S = 5V, T_A = 25^{\circ}C, Typical values unless otherwise specified)$ 

Propagation delay


45 risec 65µA

- Low supply current
- Rail-to-Rail input
- Open drain and push-pull output
- Ideal for 2.7V and 5V single supply applications
- Available in space saving packages
  - 5-pin SOT23
  - \_\_ 5-pin SC70


# **Applications**

- Portable and battery powered systems
- Scanners
- Set top boxes
- High speed differential line receiver
- Window comparators
- Zero-crossing detectors
- High speed sampling circuits

# **Typical Application**




# **Connection Diagram**



# **Ordering Information**

Package	Part Number	Marking	Supplied as	NSC Drawing	
	LMV7235M7	C21	1k Units Tape and Reel		
5-pin SC70	LMV7235M7X	021	3k Units Tape and Reel	MAA05A	
5-piii 3070	LMV7239M7	C20 1k Units Tape and Reel		MAAUSA	
	LMV7239M7X	020	3k Units Tape and Reel		
	LMV7235M5	LMV7235M5 1k Units Tape a			
5-pin SOT23	LMV7235M5X	UZIA	3k Units Tape and Reel	MF05A	
5-piii 50123	LMV7239M5	1k Units Tape and Reel		INIFUSA	
	LMV7239M5X	C20A	3k Units Tape and Reel	1	

# **Simplified Schematic**



# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)

**Human Model Body** 1000V Machine Body 100V Differential Input Voltage ± Supply Voltage Output Short Circuit Duration Supply Voltage (V+ - V-) 6V Soldering Information

Infrared or Convection (20 sec)

(Note 3)

235°C

260°C (lead temp) Wave Soldering (10 sec) Voltage at Input/Output Pins  $(V^{+}) + 0.3V$ ,  $(V^{-}) - 0.3V$ Current at Input Pin (Note 9)

# **Operating Ratings**

Supply Voltages (V+ - V-) 2.7V to 5.5V Temperature Range (Note 4) -40°C to +85°C -65°C to +150°C Storage Temperature Range Package Thermal Resistance

5-Pin SC70 478°C/W 5-Pin SOT23 265°C/W

### 2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_A = 25^{\circ}C$ ,  $V_{CM} = V^{+}/2$ ,  $V^{+} = 2.7V$ ,  $V^{-} = 0V^{-}$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage			0.8	6 <b>8</b>	mV
I <sub>B</sub>	Input Bias Current			30	400 <b>600</b>	nA
I <sub>os</sub>	Input Offset Current			5	200 <b>400</b>	nA
CMRR	Common Mode Rejection Ratio	0V < V <sub>CM</sub> < 2.7V (Note 7)	52	62		dB
PSRR	Power Supply Rejection Ratio	V+ = 2.7V to 5V	65	85		dB
V <sub>CM</sub>	Input Common-Mode Voltage Range	CMRR > 50dB	V0.1 <b>V</b> -	-0.2 to 2.9	V+ +0.1 <b>V</b> +	V
V <sub>O</sub>	Output Swing High (LMV7239 only)	$I_{L} = 4mA,$ $V_{ID} = 500mV$	V+ -0.35	V+ -0.26		V
		$I_{L} = 0.4\text{mA},$ $V_{ID} = 500\text{mV}$		V+ -0.02		V
	Output Swing Low (LMV7239/LMV7235)	$I_L = -4mA,$ $V_{ID} = -500mV$		230	350 <b>450</b>	mV
		$I_L = -0.4\text{mA},$ $V_{ID} = -500\text{mV}$		15		mV
I <sub>sc</sub>	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0V (LMV7239 only) (Note 3)		15		mA
		Sinking, $V_0 = 2.7V$ (LMV7235 R <sub>L</sub> = 10k) (Note 3)		20		mA
I <sub>S</sub>	Supply Current	No load		52	85 <b>100</b>	μΑ
t <sub>PD</sub>	Propagation Delay	Overdrive = 20mV (Note 10)		68		ns
		Overdrive = 50mV (Note 10)		63		ns
		Overdrive = 100mV (Note 10)		50		ns
t <sub>SKEW</sub>	Propagation Delay Skew (LMV7239 only)	(Note 8)		5		ns

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
t <sub>r</sub>	Output Rise Time	LMV7239 10% to 90%		1.7		ns
		LMV7235 10% to 90% (Note 10)		112		ns
t <sub>f</sub>	Output Fall Time	90% to 10%		1.7		ns
I <sub>LEAKAGE</sub>	Output Leakage Current (LMV7235 only)			3		nA

# **5V Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_A = 25^{\circ}C$ ,  $V_{CM} = V^{+}/2$ ,  $V^{+} = 5V$ ,  $V^{-} = 0V$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Limits (Note 6)	Units
V <sub>OS</sub>	Input Offset Voltage			1	6 <b>8</b>	mV
I <sub>B</sub>	Input Bias Current			30	400 <b>600</b>	nA
l <sub>os</sub>	Input Offset Current			5	200 <b>400</b>	nA
CMRR	Common Mode Rejection Ratio	0V < V <sub>CM</sub> < 5V	52	67		dB
PSRR	Power Supply Rejection Ratio	V+ = 2.7V to 5V	65	85		dB
V <sub>CM</sub>	Input Common-Mode Voltage Range	CMRR > 50dB	V0.1 <b>V</b> -	-0.2 to 5.2	V+ +0.1 <b>V</b> +	V
V <sub>o</sub>	Output Swing High (LMV7239 only)	$I_{L} = 4mA,$ $V_{ID} = 500mV$	V+ -0.25	V+ -0.15		V
				V+ -0.01		V
	Output Swing Low (LMV7239/LMV7235)			230	350 <b>450</b>	mV
		$ \begin{vmatrix} I_L = -0.4\text{mA}, \\ V_{ID} = -500\text{mV} \end{vmatrix} $		10		mV
I <sub>SC</sub>	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0V (LMV7239 only) (Note 3)	25 <b>15</b>	55		mA
		Sinking, V <sub>O</sub> = 5V (LMV7235 R <sub>L</sub> = 10k) (Note 3)	30 <b>20</b>	60		mA
I <sub>S</sub>	Supply Current	No load		65	95 <b>110</b>	μΑ
t <sub>PD</sub>	Propagation Delay	Overdrive = 20mV (Note 10)		62		ns
		Overdrive = 50mV (Note 10)		57		ns
		Overdrive = 100mV (Note 10)		45		ns
t <sub>SKEW</sub>	Propagation Delay Skew (LMV7239 only)	(Note 8)		5		ns

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Limits (Note 6)	Units
t <sub>r</sub>	Output Rise Time	LMV7239 10% to 90%		1.2		ns
		LMV7235 10% to 90% (Note 10)		100		ns
t <sub>f</sub>	Output Fall Time	90% to 10%		1.2		ns
I <sub>LEAKAGE</sub>	Output Leakeage Current (LMV7235 only)			3		nA

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical characteristics.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is PD =  $(T_{J(MAX)} - TA)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.

Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: CMRR is not linear over the common mode range. Limits are guaranteed over the worst case from 0 to V<sub>CC/2</sub> or V<sub>CC/2</sub> to V<sub>CC</sub>.


Note 8: Propagation Delay Skew is defined as the absolute value of the difference between t<sub>PDLH</sub> and t<sub>PDHL</sub>.

Note 9: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.

Note 10: A 10k pull-up resistor was used when measuring the LMV7235. The rise time of the LMV7235 is a function of the R-C time constant.


# **Typical Performance Characteristics** (Unless otherwise specified, $V_S = 5V$ , $C_L = 10pF$ , $T_A = 25^{\circ}C$ ).

### Supply Current vs. Supply Voltage




10135904

#### Sourcing Current vs. Output Voltage




10135905

#### Sourcing Current vs. Output Voltage




10135906

### Sinking Current vs. Output Voltage




10135907

#### Sinking Current vs. Output Voltage




10135908

#### Input Bias Current vs. Input Voltage




10135909

#### Input Bias Current vs. Input Voltage




10135910

### Propagation Delay vs. Temperature




10135911

#### **Propagation Delay vs. Capacitive Load**




10135912

#### **Propagation Delay vs. Capacitive Load**




10135913

#### **Propagation Delay vs. Input Overdrive**




10135914

#### **Propagation Delay vs. Input Overdrive**




10135915

### **Propagation Delay vs. Common Mode Voltage**



### Propagation Delay vs. Common Mode Voltage



www.national.com

8

## **Application Information**

The LMV7235/LMV7239 are single supply comparators with 45ns of propagation delay and only 65µA of supply current.

The LMV7235/LMV7239 are rail-to-rail input and output. The typical input common mode voltage range of -0.2V below the ground to 0.2V above the supply. The LMV7235/LMV7239 use a complimentary PNP and NPN input stage in which the PNP stage senses common mode voltage near  $V_-$  and the NPN stage senses common mode voltage near  $V_+$ . If either of the input signals falls below the negative common mode limit, the parasitic PN junction formed by the substrate and the base of the PNP will turn on resulting in an increase of input bias current.

If one of the input goes above the positive common mode limit, the output will still maintain the correct logic level as long as the other input stays within the common mode range. However, the propagation delay will increase. When both inputs are outside the common mode voltage range, current saturation occurs in the input stage, and the output becomes unpredictable.

The propagation delay does not increase significantly with large differential input voltages. However, large differential voltages greater than the supply voltage should be avoided to prevent damage to the input stage.

The LMV7239 has a push-pull output. When the output switches, there is a direct path between  $V_{CC}$  and ground, causing high output sinking or sourcing current during the transition. After the transition, the output current decreases and the supply current settles back to about 65 $\mu$ A at 5V, thus conserving power consumption.

The LMV7235 has an open drain that requires a pull-up resistor to a positive supply voltage for the output to switch properly. When the internal output transistor is off, the output voltage will be pulled up to the external positive voltage.

#### **COMPARATOR WITH HYSTERESIS**

The basic comparator configuration may oscillate or produce a noisy output if the applied differential input voltage is near the comparator's offset voltage. This usually happens when the input signal is moving very slowly across the comparator's switching threshold. This problem can be prevented by the addition of hysteresis or positive feedback.

#### INVERTING COMPARATOR WITH HYSTERESIS

The inverting comparator with hysteresis requires a three resistor network that is referenced to the supply voltage  $V_{CC}$  of the comparator, as shown in Figure 1. When  $V_{\rm IN}$  at the inverting input is less than  $V_{\rm A}$ , the voltage at the non-inverting node of the comparator  $(V_{\rm IN} < V_{\rm A})$ , the output voltage is high (for simplicity assume  $V_{\rm O}$  switches as high as  $V_{\rm CC}$ ). The three network resistors can be represented as R1llR3 in series with R2. The lower input trip voltage  $V_{\rm A1}$  is defined as

$$V_{A1} = V_{CC}R2 / ((R1||R3) + R2)$$

When  $V_{IN}$  is greater than  $V_A$  ( $V_{IN} > V_A$ ), the output voltage is low, very close to ground. In this case the three network resistors can be presented as R2IIR3 in series with R1. The upper trip voltage  $V_{A2}$  is defined as

$$V_{A2} = V_{CC} (R2||R3) / ((R1 + (R2||R3)))$$

The total hysteresis provided by the network is defined as

Delta 
$$V_A = V_{A1} - V_{A2}$$

To assure that the comparator will always switch fully to  $V_{\text{CC}}$  and not be pulled down by the load the resistors, values should be chosen as follow:

$$R_{PULL-UP} \ll R_{LOAD}$$




FIGURE 1. Inverting Comparator with Hysteresis

#### NON-INVERTING COMPARATOR WITH HYSTERESIS

A non inverting comparator with hysteresis requires a two resistor network, and a voltage reference ( $V_{REF}$ ) at the inverting input. When  $V_{IN}$  is low, the output is also low. For the output to switch from low to high,  $V_{IN}$  must rise up to  $V_{IN1}$  where  $V_{IN1}$  is calculated by.


$$V_{IN1} = R1*(V_{REF}/R2) + V_{REF}$$

When  $V_{IN}$  is high, the output is also high, to make the comparator switch back to it's low state,  $V_{IN}$  must equal  $V_{REF}$  before  $V_A$  will again equal  $V_{REF}$ .  $V_{IN}$  can be calculated by

$$V_{IN2} = (V_{REF} (R1 + R2) - V_{CC}R1)/R2$$

The hysteresis of this circuit is the difference between  $\rm V_{IN1}$  and  $\rm V_{IN2}.$ 

Delta  $V_{IN} = V_{CC}R1/R2$ 






FIGURE 2. Non-Inverting Comparator with Hysteresis

#### **CIRCUIT LAYOUT AND BYPASSING**

The LMV7235/LMV7239 require high speed layout. Follow these layout guidelines:

- 1. Use printed circuit board with a good, unbroken low-inductance ground plane.
- 2. Place a decoupling capacitor (0.1 $\mu$ F ceramic surface mount capacitor) as close as possible to V<sub>CC</sub> pin.
- 3. On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from output.
- 4. Solder the device directly to the printed circuit board rather than using a socket.
- 5. For slow moving input signals, take care to prevent parasitic feedback. A small capacitor (1000pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some degradation to  $t_{\rm PD}$  when the source impedance is low.
- 6. The topside ground plane runs between the output and inputs.

7. Ground trace from the ground pin runs under the device up to the bypass capacitor, shielding the inputs from the outputs.

#### **ZERO-CROSSING DETECTOR**

The inverting input is connected to ground and the non-inverting input is connected to 100mVp-p signal. As the signal at the non-inverting input crosses 0V, the comparator's output changes state.




FIGURE 3. Zero-Crossing Detector

#### TIGOTIE 0. Ecto-orossing Dete

Instead of tying the inverting input to 0V, the inverting input can be tied to a reference voltage. The non-inverting input is connected to the input. As the input passes the  $V_{\mathsf{REF}}$  threshold, the comparator's output changes state.




FIGURE 4. Threshold Detector

#### **CRYSTAL OSCILLATOR**

THRESHOLD DETECTOR

A simple crystal oscillator using the LMV7239 is shown below. Resistors R1 and R2 set the bias point at the comparator's non-inverting input. Resistors R3, R4 and C1 sets the inverting input node at an appropriate DC average level based on the output. The crystal's path provides resonant positive feedback and stable oscillation occurs. The output duty cycle for this circuit is roughly 50%, but it is affected by resistor tolerances and to a lesser extent by the comparator offset.




FIGURE 5. Crystal Oscillator

#### IR RECEIVER

The LMV7239 is an ideal candidate to be used as an infrared receiver. The infrared photo diode creates a current relative to the amount of infrared light present. The current creates a voltage across  $\boldsymbol{R}_{D}.$  When this voltage level cross the voltage applied by the voltage divider to the inverting input, the output transitions.





FIGURE 6. IR Receiver

# Physical Dimensions inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH
VALUES IN [ ] ARE MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

5-Pin SOT23 NS Package Number MF05A

.014-.022 [0.36-0.55]

MF05A (Rev C)

# **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: ion.feedback@nsc.com