

DESCRIPTION	KEY FEATURES
<p>The LX2273 is a high brightness multi-channel Boost LED driver designed for Solid State Lighting applications. It offers the designer a high degree of flexibility to accommodate different LED configurations (white or RGB), drive currents and output voltages while providing a high degree of control, protection and fault management of the system.</p> <p>The LX2273 driver supports up to four independent LED strings and can be integrated in a system that supports up to 60V per channel. The drive current of each string can be programmed up to 500mA, with a typical channel-to-channel matching accuracy within +/- 1.5 percent. The FETs of the boost converter and each LED current sink are external to provide the flexibility and scalability to accommodate a variety of LED configurations as well as to provide optimal thermal management of the system.</p> <p>The device includes a 0V to 2V Analog Dimming input to control the LED current: as an example the analog input can be provided via an ambient light sensor, a thermistor sensing the LED temperature, or the very common 0-10V dimming signal with the use of some external circuitry. In addition there are three independent PWM</p> <p>dimming inputs providing either independent control of several white LED strings or color mixing capability for optimal light temperature control. PWM frequency of up to 25kHz is supported to avoid audible noise. Fault conditions can be reported through a digital 2-wire serial bus interface (I2C and SMBus compatible) and include LED short, LED open, and IC over temperature indicators as well as information about the LED string voltage.</p> <p>The IC also provides externally programmable LED current rise and fall time that can be used to optimize system EMI.</p> <p>The LX2273 is designed to provide protection of the expensive LED lighting fixture while allowing continued operation in case of a fault (StayLIT™). The device also includes a variety of protection features such as output short circuit protection (without the need for an input fuse that may require cost intensive manual replacement), over-voltage protection, and over-temperature shutdown. In addition, the LED current can be compensated to stay within a given LED temperature profile by the use of an external thermistor.</p>	<ul style="list-style-type: none"> <li>▪ Four LED Channels with Independent PWM Control</li> <li>▪ Up to 500mA LED Current per Channel with External Power Components for Optimal Design and Thermal Management               <ul style="list-style-type: none"> <li>• 3% Current Setting Accuracy</li> <li>• 1.5% Channel to Channel Current Matching</li> <li>• Programmable LED Current Amplitude via SMBus or I2C</li> </ul> </li> <li>▪ Analog Dimming via Ambient Light Sensor, Thermistor or 0-10V Signal</li> <li>▪ Wide Digital Dimming Range 3000:1 via PWM input</li> <li>▪ StayLIT™ Feature to Enable Continued Operation in Case of a Fault (Open String or an LED Short)</li> <li>▪ Short Circuit, OVP Protection</li> <li>▪ SMBus and I2C Compatible Digital Diagnostic Reporting               <ul style="list-style-type: none"> <li>• LED Fault Status</li> <li>• String V monitoring</li> <li>• LED Over Temperature Warning &amp; Protection</li> </ul> </li> <li>▪ Soft Start to Limit Inrush Current and Protect the LED's</li> <li>▪ Programmable LED Current Rise/Fall Time for EMI Control</li> </ul>
<b>APPLICATIONS</b>	
<ul style="list-style-type: none"> <li>▪ White or RGB LEDs for Single or Multiple Strings Solid State Lighting Applications               <ul style="list-style-type: none"> <li>• Street/ Parking Lot Lights, Down lights</li> <li>• Wall-washers</li> <li>• Commercial Spot Light etc.</li> </ul> </li> </ul>	


**IMPORTANT:** For the most current data, consult MICROSEMI's website: <http://www.microsemi.com>

PACKAGE ORDER INFO		THERMAL DATA
T <sub>A</sub> (°C)	<b>DB</b>	Plastic QSOP 36-pin
	<b>LQ</b>	Plastic 5 x 7 mm <sup>2</sup> QFN 38-pin
RoHS Compliant / Pb-free		THERMAL RESISTANCE-JUNCTION TO AMBIENT
-40°C to 85°C	<b>LX2273IDB</b> <b>LX2273ILQ</b>	
	Note: Available in Tape & Reel. Append the letters "TR" to the part number. (i.e. LX2273IDB-TR)	
Junction Temperature Calculation: T <sub>J</sub> = T <sub>A</sub> + (PD × θ <sub>JA</sub> ). The θ <sub>JA</sub> numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.		θ <sub>JA</sub> = 70 °C/W
		θ <sub>JA</sub> = 19.3 °C/W

**ABSOLUTE MAXIMUM RATINGS**

Supply Input Voltage VCC, SENSE, PFET, VH, VD1-4, EN, VLED .....	-0.3V to 35V
VH to VCC .....	- 6V
VL to GND .....	-0.3V to 6V
SDA, SCLK, PWM1-4, FFLAG .....	-0.3V to 6V
All other pins .....	-0.3V to VL+0.3V
Maximum Junction Temperature .....	150°C
Storage Temperature Range .....	-65°C to 150°C
Peak Package Solder Reflow Temperature (40 seconds maximum exposure) .....	260°C


Notes: Exceeding these ratings could cause damage to the device. All voltages are with respect to GND. Currents are positive into, negative out of specified terminal. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" are not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

**PACKAGE PIN OUT**

**FUNCTIONAL PIN DESCRIPTION**

Pin Name	DB PIN#	LQ Pin #	Description
GND	5	1	GND pin: The external NFET for DC-DC converter should return to this GND
ICOMP	6	2	Power converters current slope compensation. Connect a resistor from this pin to GND to compensate current slope. See "slope compensation section" for detail.
COMP	7	3	Boost Mode Compensation: Connect a series RC to GND.
N/C		4	Not Used
CSS	8	5	Feedback Soft-start: Connect a capacitor 4.7µF typical from this pin and GND.
VL	9	6	5V power supply output – Power Pin – Provides a regulated 5.25V typical to the internal and external 5V circuits.
EN	10	7	Enable Input. Pull low to put the system into sleep mode. If not used must tie to VCC.

**FUNCTIONAL PIN DESCRIPTION**

Pin Name	DB PIN#	LQ Pin #	Description
ADIM	11	8	Analog Dimming Input: This input pin has 0V to 2V of control range. Connect ADIM to VL (5V) to force 100% output current when analog dimming is not used.
FS	12	9	Oscillator Frequency Setting pin. Connect a resistor $R_{FS}$ between FS to GND to set the buck/boost frequency using the following formula: Freq [kHz] = $67000/R_{FS}$ where R is in k $\Omega$ .
SLOPE	13	10	LED current rise/fall time programmable pin. Connect a resistor from this pin to GND to program LED current rise/fall time for EMI purpose. If not used, tie this pin to VL.
SDA	14	11	Serial Data In/Output. Read data for fault conditions, LED string status via drain voltage, VLED voltage. SDA also can be used to set the LED peak current amplitude by writing to register 08h. Connect to GND if SDA is not used.
SCLK	15	12	Serial Clock Input. Maximum clock is 100kHz. Connect to GND if not used.
FFLAG	16	13	Fault signal output. Open drain output. This pin goes low when a fault condition is detected.
PWM1-4	17-19	14-17	Pulse Width Modulated dimming signal – Signal input. PWM input can be tied together for a common PWM signal or use for individual PWM control. PWM3 & PWM4 are internally connected together for DB package.
ADR	20	18	Address Setting: connect to VL, GND or leave it open for three different address choices. Refer to SERIAL INTERFACE section.
GND	21	19	GND pin
IS1-4	22,25, 28,31	20,23, 26,29	LED current setting. – Program this pin with an external resistor to set the LED current with 300mV internal reference voltage. $I_{LED} = 300mV/R_{IS}$
VG1-4	23,26, 29,32	21,24, 27,30	Gate Drive – CMOS Output Pin: Connect to the gate of the external NFET current sink. Any unused pins must be tied to ground to distinguish between intentionally unused and LED failed open.
VD1-4	24,27, 30,33	22,25, 28,31	Drain – Signal Pin – This connects to Drain pin of the external NFET switch. The boost output voltage regulates based on the lowest VD, and the lowest voltage is kept at 0.9V (typical). Any unused pins can be left open.
OVP	34	32	Over Voltage Protection – Signal input: An external voltage divider sets the maximum LED voltage. System will stop switching when OVP limit hits, and resume when it goes lower than the limit.
VLED	35	33	LED voltage. Connect this pin directly to common anode strings voltage.
DRV	36	34	Low-side NFET gate drive: Connect to the gate of the NFET
PFET	1	35	High-side PMOS gate drive: Connect to gate of a PFET. When the boost output short detected or EN signal low, PFET will open.
VH	2	36	High side power rail. Connect a 1 $\mu$ F 10V capacitor from this pin to VCC.
SENSE	3	37	Converters current sense negative pin. The differential input voltage across $R_{SENSE}$ resistor used to set the peak inductor current. Use Kevin connection directly to the $R_{SENSE}$ output side
VCC	4	38	Power supply input – Provides power to the IC. Must be closely decoupled to ground with ceramic capacitors.

**SIMPLIFIED BLOCK DIAGRAM**


**ELECTRICAL CHARACTERISTICS**

Unless otherwise specified, the following specifications apply over the operating ambient temperature of  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and the following test conditions:  $V_{CC} = 12\text{V}$ ;  $EN = 3\text{V}$ ,  $R_{FS} = 100\text{k}\Omega$  (670kHz)

Parameter	Symbol	Test Conditions / Comment	Min	Typ	Max	Units
<b>Input Power Supply</b>						
Input Voltage	$V_{CC}$	Withstand voltage $V_{CC} = 35\text{V}$	8		28	V
Quiescent current	$ICC_{ON}$	$EN > 2\text{V}$ , No PFET & NFET connected			10	mA
Sleep current	$ICC_{SLEEP}$	$EN < 0.8\text{V}$ , $V_{CC} = 28\text{V}$			25	$\mu\text{A}$
<b>Control and Logic</b>						
EN Logic High	$V_{ENH}$		2			V
EN Logic Low	$V_{ENL}$				0.8	V
EN Current High	$I_{ENH}$	$EN = 3.3\text{V}$			5	$\mu\text{A}$
EN Current Low	$I_{EN-L}$	$EN < 0.8\text{V}$			5	$\mu\text{A}$
Address High Input	$V_{ADRH}$		VL-0.8			V
Address Low Input	$V_{ADRL}$				0.8	V
Address Open	$V_{ADRO}$			VL/2		V
Address Input Low Current	$I_{ADRH}$		-20	-7		$\mu\text{A}$
Address Input High Current	$I_{ADRL}$			7	20	$\mu\text{A}$
FFLAG Output Low Voltage	$V_{FFLAGH}$	$I_{LOAD} = 3\text{mA}$			0.4	V
FFLAG Output High Leakage Current	$V_{FFLAGL}$	$V_{FFLAG} = 5.5\text{V}$			10	$\mu\text{A}$
<b>DC/DC PWM Error Amplifier</b>						
Peak Output Current	$I_{OUT}$			+/-40		$\mu\text{A}$
Output Resistance	$R_{OUT}$			4		$\text{M}\Omega$
Forward Transconductance	gm	At EA inputs ( $I_{OUT}/(V_{LED}/20 - V_{CSS})$ )		120		$\mu\text{mho}$
<b>Soft Start/Drain Voltage Sense Error Amplifier</b>						
CSS Source Sink Peak Current	$I_{CSS}$			+/-20		$\mu\text{A}$
Forward Transconductance	gm			80		$\mu\text{mho}$
Output Resistance				5		$\text{M}\Omega$
Valid Output Voltage Range	$V_{CSS}$	1/20 of $V_{LED}$	0.5		2	V
CT Fast Charge-up Current	$CT_{CHG}$	$VD < 700\text{mV}$		120		$\mu\text{A}$
Start Up Time	$T_S$	$C_{CSS} = 0.47\mu\text{F}$ , $R_{ISx} = 2\Omega$ , $V_{IS}$ setting 300mV, 100% PWM, at IS voltage > 90%		5	20	mS
<b>Pulse Width Modulation Input</b>						
PWM Input Low Voltage	$V_{PWM\_L}$				0.8	V
PWM Input High Voltage	$V_{PWM\_H}$		2			V

**ELECTRICAL CHARACTERISTICS**

Unless otherwise specified, the following specifications apply over the operating ambient temperature of  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and the following test conditions:  $V_{CC} = 12\text{V}$ ;  $EN = 3\text{V}$ ,  $R_{FS} = 100\text{k}\Omega$  (670kHz)

Parameter	Symbol	Test Conditions / Comment	Min	Typ	Max	Units
PWM Input Frequency	$F_{\text{PWM}}$		0.1		25	kHz
Minimum PWM Input Pulse Width	$PW_{\text{MIN}}$	Digital Dimming ; SLOPE = VL	2			$\mu\text{s}$
		Adjustable Slope Option to set $t_R$ and $t_F$	2.5			$\times t_R$ OR $t_F$
PWM Input Pull-down Resistor	$PWM_R$			100		k $\Omega$
		Applies to PWM3/4 input, DB package only		50		
PWM Input to IS Output Delay		SLOPE = VL (minimum $t_R$ , $t_F$ )		6.5		$\mu\text{s}$
		$R_{\text{SLOPE}} = 82.5\text{k}\Omega$ ( $t_R, t_F \sim 4\mu\text{s}$ )		9		$\mu\text{s}$
<b>Device Protection</b>						
OVP Threshold Voltage	$V_{\text{TH OVP}}$		1.87	1.97	2.07	V
Over Temperature Shutdown	$T_{\text{OVT-SHDN}}$	Rising temperature hysteresis, $T_{\text{HYS}} = 20^{\circ}\text{C}$		150		$^{\circ}\text{C}$
Shut Down Recovery	$T_{\text{RECOVERY}}$			120		$^{\circ}\text{C}$
Over Temperature Warning	$T_{\text{OVT-WARN}}$	Rising temperature hysteresis, $T_{\text{HYS}} = 15^{\circ}\text{C}$		130		$^{\circ}\text{C}$
Clear Warning				105		$^{\circ}\text{C}$
<b>LED Current Output</b>						
Sink Current Overshoot	$V_{\text{ISET OVERS}}$	VS setting at 100% , PWM Dimming			5	%
V-source Pk-Pk Matching Among Strings	$V_{\text{ISET 150}}$	$R_{\text{sense}} = 2\Omega$ , $0.8\text{V} \leq V_D \leq 3\text{V}$ (note 1) $T_{\text{AMB}} = 25^{\circ}\text{C}$ , PWM = 100% duty cycle,	295.5		304.5	mV
		$F_{\text{PWM}} = 200\text{Hz}$ , PWM = 25% duty cycle	291		309	mV
Maximum IS voltage	$V_{\text{ISx}}$	$R_{\text{sense}} = 2\Omega$ , Average of the four outputs	291		309	mV
		$R_{\text{sense}} = 2\Omega$ , Each outputs	286.6		313.6	mV
Minimum VD regulation	$V_{\text{Dx}}$	At the lowest VD pin, $I_{\text{DS}} = 150\text{mA}$	800		1000	mV
IS In put Bias Current	$I_{\text{IS}}$	$V_{\text{IS}} = 300\text{mV}$			300	nA
DC Gain	$A_{\text{OL}}$			80		dB
<b>Current Source Driver Op Amp</b>						
On State VG Voltage Range	$V_{\text{GRANGE}}$	VG voltage that maintains DC accuracy	1.5		4	V
Off State VG Voltage	$V_{\text{GOFF}}$				0.1	V
VG Sink Current	$V_{\text{GSNK}}$	$V_{\text{VG}} = 2.5\text{V}$ , $V_{\text{IS}} = 0.4\text{V}$ , PWM = HIGH		-7		mA
VG Source Current	$V_{\text{GSRG}}$	$V_{\text{VG}} = 2.5\text{V}$ , $V_{\text{IS}} = 0.2\text{V}$ , PWM = HIGH		7		mA
VG Load Capacitance	$C_{\text{LG}}$				1500	pF
<b>LED Current On/Off slope</b>						
SLOPE Reference Voltage	$V_{\text{SLOPE}}$			2		V
I-LED Rise Time	$T_{\text{I-LED RISE}}$	SLOPE = 5VL $F_{\text{PWM}} = 200\text{Hz}$ , PWM = 50% duty cycle $CLG < 500\text{pF}$	1	1.5	2.5	$\mu\text{s}$
I-LED Fall Time	$T_{\text{I-LED FALL}}$		1	1.5	2.5	$\mu\text{s}$
I-LED Rise Time	$T_{\text{I-LED RISE}}$	$R_{\text{SLOPE}} = 82.5\text{k}\Omega$ , $T_{\text{RISE}}/T_{\text{FALL}} = 10\%$ to 90% $F_{\text{PWM}} = 200\text{Hz}$ , PWM = 50% duty cycle	3	4.2	5.5	$\mu\text{s}$
I-LED Fall Time	$T_{\text{I-LED FALL}}$		3	4.2	5.5	$\mu\text{s}$

**ELECTRICAL CHARACTERISTICS**

Unless otherwise specified, the following specifications apply over the operating ambient temperature of  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and the following test conditions:  $V_{CC} = 12\text{V}$ ;  $EN = 3\text{V}$ ,  $R_{FS} = 100\text{k}\Omega$  (670kHz)

Parameter	Symbol	Test Conditions / Comment	Min	Typ	Max	Units
<b>Analog Dimming</b>						
AD Voltage	$V_{AD}$	I-LED = 95%; PWM1-4 = HIGH; Register 08h = x1111111	1.8	1.9	2.0	V
		I-LED = 6.7%; PWM1-4 = HIGH Register 08h = x1111111	0.05	0.2	0.34	
AD Input Bias Current	$AD_{IIB}$		-1		1	$\mu\text{A}$
Analog Control Output Range	$V_{IS}$	PWM1-4 = High Register 08h = x1111111	5		100	%
<b>SMBus LED Peak Current Adjustment</b>						
Adjustment Range	$I_{PADJ}$	$V_{IS} = 300\text{mV}$ represents maximum current setting	15.4		100	% $V_{IS}$
Resolution	$I_{RES}$	2 mV translates out to be 7 bits DAC		2		mV
<b>LED short/open Protection</b>						
LED Short Threshold Voltage (note 1)	$VDX_{SHORT}$	$F_{PWM} = 25\text{kHz}$ , PWM = 10% duty cycle	6.7	7.2	7.7	V
Derated IS Voltage		$VD > 7.75$		10		%
LED Open Threshold Voltage	$VDX_{OPEN}$	$F_{PWM} = 25\text{kHz}$ , PWM = 10% duty cycle		0.24		V
<b>Inductor Over Current Protection</b>						
Maximum Short Circuit Current	$I_{LSHORT}$	With 10m $\Omega$ current sense resistor, $L = 15\mu\text{H}$		10		A
Over Current Threshold Voltage	$I_{OC}$	At current sense inputs		100	130	mV
<b>SENSE Input</b>						
Sense Input Voltage Range	$V_{SENSE}$	For design reference only, reference to VCC (this is the same parameter as over current threshold. Current sense comparator's input maximum is 150mV that accounts for slope compensation.)			100	mV
Sense Sink Current	$I_{SENSE}$	For design reference only		1		$\mu\text{A}$
<b>VL Regulator (5.0V)</b>						
VL Output	5V	$8\text{V} \leq V_{CC} \leq 28\text{V}$ ; $0\text{mA} \leq I_{VL} \leq 15\text{mA}$	4.75	5.00	5.25	V
VL Source Current	$5V_{CURRENT}$	Not include internal 5V supply. $V_{CC} = 8\text{V}$		10		mA
UVLO	$VL_{UVLO}$	VL rising, $V_{HYS} = 0.50\text{V}$	3.75	4.25	4.65	V
<b>VH (VCC-5.25V) Regulator</b>						
VH Output Voltage	VH	$8\text{V} \leq V_{CC} \leq 28\text{V}$ ; $0\text{mA} \leq I_{VH} \leq 15\text{mA}$ Reference to VCC	-4.75	-5.25	-5.5	V
UVLO	$VH_{UVLO}$	VH falling, $V_{HYS} = 0.50\text{V}$ . Internal POR activates on VH falling UVLO threshold, reference to VCC		-4.25		V
<b>Oscillator</b>						
FS Reference Voltage	$V_{FS}$			2		V
Oscillator Frequency	$F_{SW}$	$R_{FS} = 100\text{k}\Omega$	600	670	740	kHz
Oscillator Frequency Setting Range	$F_{RANGE}$		400		800	kHz

**ELECTRICAL CHARACTERISTICS**

Unless otherwise specified, the following specifications apply over the operating ambient temperature of  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and the following test conditions:  $V_{CC} = 12\text{V}$ ;  $EN = 3\text{V}$ ,  $R_{FS} = 100\text{k}\Omega$  (670kHz)

Parameter	Symbol	Test Conditions / Comment	Min	Typ	Max	Units
<b>DC/DC Switching NFET Driver</b>						
DRV Voltage High	$V_{DRVH}$			5		V
DRV Rise Time	$T_{RISE}$	$C_L = 1000\text{pF}$		25		ns
DRV Fall Time	$T_{FALL}$	$C_L = 1000\text{pF}$		15		ns
Off Voltage	$V_{DRVOFF}$	$EN = 0\text{V}$		0		V
<b>DC/DC Switching PFET Driver</b>						
PFET High Voltage	$V_{PFETH}$	$EN = 0\text{V}$ , refer to VCC		0		V
PFET Low Voltage	$V_{PPFETL}$	Refer to VCC		-5.25		V
Overall System Efficiency	$\eta$	$V_{IN} = 12\text{V}$ , VS setting at 100%, PWM = 100%		87		%
<b>SMBus</b>						
SDA, CLK Input Low Voltage	$I_{LV}$				0.7	V
SDA, CLK Input High Voltage	$I_{HV}$		2			V
SDA, CLK Input Hysteresis	$I_{HYS}$			100		mV
SDA,CLK Input Bias Current	$I_{IB}$		-5		+5	$\mu\text{A}$
SDA Output Low Sink Current	$O_{SNK}$	$V_{SDA} = 0.4\text{V}$	4			mA
SMBus Frequency	$F_{SMBUS}$		10		100	kHz
SMBus Free time	$T_{BUF}$		4.7			$\mu\text{s}$
CLK Serial Clock High Period	$T_{HIGH}$		4			$\mu\text{s}$
CLK Serial Clock Low Period	$T_{LOW}$		4.7			$\mu\text{s}$
Start Condition Set-up Time	$T_{SU:STA}$		4.7			$\mu\text{s}$
Start Condition Hold-up Time	$T_{HD:STA}$		4			$\mu\text{s}$
Stop Condition Set-up Time from CLK	$T_{SU:STO}$		4			$\mu\text{s}$
SDA Valid to CLK Rising Edge Set-up Time, Slave Clocking Data	$T_{SU:DAT}$		250			ns
CLK Falling Edge to SDA Transition	$T_{HD:DAT}$		0			ns
CLK Falling Edge to SDA Valid, Reading Out Data	$T_{DV}$		200			ns

**Note:** 1. When the different  $V_{DRAIN}$  voltages are more than 2V, then a single LED short may shut off the string that has a highest  $V_{DRAIN}$  (VD hits the limit). However  $V_{SOURCE}$  pk-pk matching will not be effected in this circumstance.



**SERIAL INTERFACE**
**SMBus INTERFACE**

LX2273 is a nine-register device which uses SMBus or I<sup>2</sup>C protocols to communicate with the host system. All registers are defined as full byte wide. Some registers contain reserved (undefined) bits with a default value of “0”, or are read only bits that are status indicators. Two of the nine registers are capable of both read and write, and seven registers are read only. See the LX2273 Register Definitions section for details.

The LX2273 communicates over the SMBus and operates in a “slave” mode receiving commands and sending / receiving data to / from the host or “master”. Only standard two-wire SMBus and I<sup>2</sup>C compatible serial bus and protocols may be used for this device. The LX2273 can be configured for one of the three addresses by connecting the ADR input pin to ground, V<sub>DD</sub>, or simply leaving it OPEN.

**Address Strapping Codes**

Option #	ADR	Address
1	GND	0101 100b
2	OPEN	0101 110b
3	V <sub>DD</sub>	0101 111b

In this document, the SMBus address occupies high seven bits of an eight bit field on the bus, the low bit is always the R/W bit.

**Address = 0101100xb**

1	7	1	1	8	1	1
S	Slave Address	Wr	A	Data Byte	A	P
	0 1 0 1 1 0 0	0				

**Address = 0101110xb**

1	7	1	1	8	1	1
S	Slave Address	Wr	A	Data Byte	A	P
	0 1 0 1 1 1 0	0				

**Address = 0101111xb**

1	7	1	1	8	1	1
S	Slave Address	Wr	A	Data Byte	A	P
	0 1 0 1 1 1 1	0				

**SMBus PROTOCOL**

The only required command protocols are SMBus Send Byte, Receive Byte, Read Byte / Word, and the Write Byte / Word protocols.

Writes to registers can be performed by either the SMBus Write Byte / Word protocols and / or by internal IC logic, depending on the register type.

Read can be performed on all registers by issuing the Read Byte / Word protocol. Read Only registers can be written only by internal logics. Their contents will not be affected by SMBus write commands.

When LX2273 is initially powered, it will first test the address selection pin input to determine its own address and then look for its unique address each time it detects a “Start Condition”. If the address does not match, the LX2273 ignores all bus activity until it encounters another “Start Condition”.

**SMBus Packet Protocol Diagram Element Key**

S	Slave Address	Wr	A	Data Byte	A	P
			X		X	

**S** Start Condition

**Rd** Read (bit value of 1)

**Wr** Write (bit value of 0)


**A** Acknowledge (‘0’ for an ACK, or ‘1’ for a NACK)

**P** Stop Condition

**Command Code** Register Address

Master-to-Slave  Slave-to-Master

Protocols used to communicate with LX2273 must be per standard SMBus specification version 2.0 or higher.

**SERIAL INTERFACE**
**SMBus Timing Measurement**

**Register Definitions**

The LX2273 includes a registers to monitor the fault status. The slave address is set by the ADR signal inputs as follows:

**VD Register:** Address is 00h to 03h. This register has 8 bits that allows monitoring the drain voltage (VD). This voltage will reveal the string status, i.e., LED short/open. It is suggested that the input PWM duty cycle be reduced when a LED short is detected to avoid LED current sink NFET overheating.

**VLED Register:** Address is 04h. This register has 8 bits that allow monitoring the Boost output voltage (VLED).

**String 1 & 2 status Register:** Address is 05h. This register has 8 status bits that allows monitoring the string 1 & 2 status.

**String 3 & 4 status Register:** Address is 06h. This register has 8 status bits that allows monitoring the string 3 & 4 status.

**Fault/Status Register:** Address is 07h. This register has 8 status bits that allows monitoring the backlight controller's operating state.

REGISTER 00h	VD1 (drain voltage monitoring)
REGISTER 01h	VD2 (drain voltage monitoring)
REGISTER 02h	VD3 (drain voltage monitoring)
REGISTER 03h	VD4 (drain voltage monitoring)
REGISTER 04h	VLED (LED Anode voltage monitoring)
REGISTER 05h	String 1 & 2 status
REGISTER 06h	String 3 & 4 status
REGISTER 07h	Faults
REGISTER 08h	LED Peak Current Reference Voltage Adjustment

REGISTER 00h to 03h					Drain voltage monitoring			DEFAULT VALUE 0x00		
VD	VD	VD	VD	VD	VD	VD	VD	VD	VD	VD
Bit 7 (R)	Bit 6 (R)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R)	Bit 0 (R)	Bit 7 (R)	Bit 6 (R)	Bit 5 (R)

BIT FIELD	DEFINITION	DESCRIPTION
Bit 0-7 (R)	Drain voltage	8-bit drain voltage monitoring. 256 steps for 8V. (bit 7 is MSB)

**SERIAL INTERFACE**

REGISTER 04h		LED voltage monitoring			DEFAULT VALUE 0x00		
VLED	VLED	VLED	VLED	VLED	VLED	VLED	VLED
Bit 7 (R)	Bit 6 (R)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R)	Bit 0 (R)

BIT FIELD	DEFINITION	DESCRIPTION
Bit 0-7 (R)	LED voltage	8-bit LED voltage monitoring. 256 steps for 67.9V. (bit 7 is MSB)

REGISTER 05h:		String 1&2 Status Register			DEFAULT VALUE 0x00		
String #2 not Used	String #1 not Used	S1_OV	S1_OPEN	S1_NOTUSE	S2_OV	S2_OPEN	S2_NOTUSE
Bit 7 (W)	Bit 6 (W)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R)	Bit 0 (R)

BIT FIELD	DEFINITION	DESCRIPTION
Bit 7	String #1 not Used	Set 1 when string #1 is not used to mask string faults on the string.  Bit 6 and 7 are written to register 05h by the systems via SMBus to let the LX2273 know the unused string so the LX2273 can remove it from the fault detection/reporting. At power up system must disregard fault reporting and FFLAG (software timer) until the systems has finished setting string not used bit (set bit 6 and or 7 to high) and have received acknowledge from LX2273. LX2273 sends an acknowledgement after masking string fault.
Bit 6	String #2 not Used	Set 1 when string #2 in not used to mask sting faults on the string.
Bit 5	S1_OV	String 1 Over Voltage (1 = VD > 6.75V)
Bit 4	S1_OPEN	String 1 Open (1 = string open)
Bit 3	S1_NOTUSE	String 1 status (1 = string is not used)
Bit 2	S2_OV	String 2 Over Voltage (1 = VD > 6.75V)
Bit 1	S2_OPEN	String 2 Open (1 = string open)
Bit 0	S2_NOTUSE	String 2 status (1 = string is not used)

BIT FIELD	DEFINITION	DESCRIPTION					
REGISTER 06h		String 3&4 Status Register					
		DEFAULT VALUE 0x00					
String #4 not Used	String #3 not Used	S3_OV	S3_OPEN	S3_NOTUSE	S4_OV	S4_OPEN	S4_NOTUSE
Bit 7 (R)	Bit 6 (R)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R)	Bit 2 (R)	Bit 1 (R)	Bit 0 (R)
Bit 7	String #3 not Used	Set 1 when string #3 in not used to mask sting faults on the string. Bit 6 and 7 are written to register 06h by the systems via SMBus to let the LX2273 know the unused string so the LX2273 can remove it from the fault detection/reporting. At power up system must disregard fault reporting and FFLAG (software timer) until the systems has finished setting string not used bit (set bit 6 and or 7 to high) and have received acknowledge from LX2273. LX2273 send acknowledge after masking string fault					
Bit 6	String #4 not Used	Set 1 when string #4 in not used to mask sting faults on the string.					
Bit 5	S3_OV	String 3 Over Voltage (1 = VD > 6.75V)					
Bit 4	S3_OPEN	String 3 Open (1 = string open)					
Bit 3	S3_NOTUSE	String 3 status (1 = string is not used)					
Bit 2	S4_OV	String 4 Over Voltage (1 = VD > 6.75V)					
Bit 1	S4_OPEN	String 4 Open (1 = string open)					
Bit 0	S4_NOTUSE	String 4 status (1 = string is not used)					

**SERIAL INTERFACE TIMING**

REGISTER 07h			Faults Register		DEFAULT VALUE 0x00		
RESERVED	RESERVED	RESERVED	RESERVED	OC SHDN	OC	OTP	T Warning
Bit 7 (R)	Bit 6 (R)	Bit 5 (R)	Bit 4 (R)	Bit 3 (R/W)	Bit 2 (R)	Bit 1 (R/W)	Bit 0 (R)

BIT FIELD	DEFINITION	DESCRIPTION
Bit 3	OC SHDN	OC shutdown (1 = OCP shut down, 0 = OC SHDN OK). Reset after reading or by En = Low
Bit 2	OC	Input OC (1 = over current condition, 0 = OC OK). Reset after reading or by En = Low
Bit 1	OTP	OTP Shutdown (1 = OTP shut down, 0 = T <sub>OK</sub> ). (note 1)
Bit 0	T WARNING	Temperature warning (1 = T <sub>WARNING</sub> , 0 = T <sub>OK</sub> ). (note 2)

REGISTER 08h		ILED Setting Register				DEFAULT VALUE 0x7F	
ADIM	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Bit 7 (R/W)	Bit 6 (R/W)	Bit 5 (R/W)	Bit 4 (R/W)	Bit 3 (R/W)	Bit 2 (R/W)	Bit 1 (R/W)	Bit 0 (R/W)

BIT FIELD	DEFINITION	DESCRIPTION
Bit 7	X	don't care
Bit 6:0	ILED bit6:0	To program LED current setting reference voltage, see note below.



**Register 08h: LED Peak Current Adjustment (7 bits used for 128 steps)**

Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	V <sub>IS</sub> (mV)
0	0	0	0	0	0	0	46
0	0	0	0	0	0	1	48
0	0	0	0	0	1	0	50
0	0	0	0	0	1	1	52
0	0	0	0	1	0	0	54
↓	↓	↓	↓	↓	↓	↓	↓
1	1	1	1	1	1	0	298
1	1	1	1	1	1	1	300

Default LED reference is 300mV regardless SDA/SCLK state at POR.

Note:

- OTP bit change state from “0” to “1” and latched when the real time OTP changes from “0” to “1”.
- T WARNING bit changes state from “0” to “1” and latched when the real time T WARNING change from “0” to “1”.

**SERIAL INTERFACE TIMING**
**Timeout Measurement Interval**

**Faults Timing Diagram**
**OTP Timing (Bit 1, Reg 07h)**



FFLAG stays low when the chip is in over temperature shutdown mode.

OTP bit is latched by over temperature warning signal.


FFLAG and OTP reset after reading and real time OTP is low. (Real time OTP not show)

$T_d < 1\mu\text{sec}$ .


This timing diagram shows relationship between Over temperature Shutdown output and OTP bit, FFLAG only without any other fault conditions. In an actual application, FFLAG will not represent Over Temp Shutdown from temperature monitor because FFLAG is a NORed output of all faults and over temperature warning is always true when Over Temp Shutdown is true.

**SERIAL INTERFACE TIMING**
**OC Timing**


FFLAG is Low whenever OC or OC SHDN occurs and extended by an internal timer.  
 OC and FFLAG register bits are reset after reading. (Real time OC not shown)  
 Fault bits are set back when the fault conditions present.

**T Warning Timing (bit 0 Reg 07h)**


FFLAG is Low whenever T Warning occurs.  
 T Warning bit is reset after read access and when real time T warning is low.  
 There are some  $T_{delay}$  ( $T_d$ ) from real time T WARNING "1" to set T WARNING & FFLAG, as well as from end read  
 $T_d < 1\mu\text{sec}$ .

**SERIAL INTERFACE TIMING****Strings Status Timing Diagram****String Status**

FFLAG is Low whenever String OV or String OPEN occurs.  
FFLAG reset after reading.  
Strings status are latched and be reset by recycling EN signal or Vcc  
Td < 1usec.

Obsole

**THEORY OF OPERATION**
**Operation Theory**

The LX2273 operates in fixed frequency boost converter mode PWM controller to regulate the necessary voltage to the LED array. Fixed switching frequency is set by an external resistor, from 400kHz to 800kHz. LX2273 will regulate the lowest drain voltages (typ. 0.9V) to minimize the power loss through the external current sink NFETs. The voltage across an external input current sense resistor (typical 10mΩ) is used for limiting the switching current (coil current) cycle-by-cycle.

**Inductor Selection**

To keep the circuit in constant current mode (CCM), the maximum ripple current should be less than twice the minimum load current. Due to the effective of RHP zero on Error Amplifier compensation, select the minimum load = IOUT. The following formulae use to calculate the inductor values in boost mode.

Minimum inductor value for boost converter:

Where  $f_s \approx 600\text{kHz}$

$$L_{BOOST} \geq \frac{V_{IN} \cdot (V_O - V_I)}{(V_O \cdot f_s \cdot I_O \cdot \% \Delta I)}$$

Where  $V_{IN} = V_O/2$ ,  $\% \Delta I = \Delta I/I_O$

**Slope Compensation.**

LX2273 operates in fixed frequency CCM mode. Therefore, in some conditions, the duty cycle may extend beyond 50%. This condition will cause sub-harmonic instability. The cure for this is adding an additional ramp current. An external resistor will set the ramp current for the internal current slope compensation circuit.

Use the following equation to set the external resistor for the slope compensation:

$$R_{icomp}[k\Omega] = 66.7 * L[\mu H] / R_{sense}[m\Omega]$$

This is a theoretical minimum slope compensation required to avoid subharmonic distortion. User may required to add larger slope compensation in the real application. Amount of slope compensation is inversely proportional to the  $R_{ICOMP}$  resistor.

**Start-up**

The start-up or wake-up is controlled to minimize inrush or to eliminate the starting surge current required from the input power supply. EN pin input is always alive, therefore the LX2273 consumes a minimal amount of current even when the chip is in sleep mode (EN=low). After EN assertion, 5V regulator is turned on first. Once the 5V regulator output (VL) reaches to UVLO limit, VCC-5.25V (VH) regulator turns on. After VH is ready, an internal POR is set then the rest of circuit turns on after POR time-out (100μs typ.).

LX2273's start-up time is set by an external capacitor  $C_{CSS}$ . During start-up,  $C_{CSS}$  is charged up at 120μA until lowest VD reaches to 700mV. Use the following equation to estimate the start up TSU.

$$T_{SU} \cong C_{CSS} / 120\mu A / 20 * ((V_{LEDtarget} - 1V) + (0.7V + dVD) / D_{PWM})$$

To speed up the startup time with low PWM duty cycle, user may try to stagger the PWM inputs so that the DC/DC converter stays active for an extended time. The LX2273's DC/DC converter is active when any of the active string's PWM inputs are high.

**Over current (OC) and over current shut down (OC SHDN). (Requires external PFET)**

In any mode of operation once over current (OC) is detected, the PDRV turns off for 4 switching clock cycles and then resumes operation. An internal 4 event counter accumulates the number of over current triggers that happen within 128 clock cycles. In other words, the 4 event counter is reset by 1/128 clock. At the 4th over current event (in case there is the 1/128 reset coming before the 4th trigger, total number of over current triggers that cause shutdown became more than 4), the chip shuts off the DC-DC converter and discharges CSS capacitor to 75mV. The chip resumes operation thereafter. If the over current condition is still present, the chip repeats the shut down and recovery cycle. The status of over current (OC) will set Bit 2 of register 07h to "1". Bit 2 will reset after reading. Hiccup cycle during the over current protection depends on dimming PWM duty. The cycle is inversely proportional to the PWM duty.



**THEORY OF OPERATION- CONTINUED**
**Over Temperature Protection (OTP).**

In any mode of operation once over OTP is detected, the LX2273 will shutdown. The status of OTP will set Bit 1 of register 07h to "1". Bit 1 will reset after reading in real time and OTP is low. System will resume operation when temperature drops below OTP threshold voltage.

**Temperature Warning (T\_Warning).**

In any mode of the converter or any test condition, once T\_warning is detected, the status of T\_warning will set Bit 0 of register 07h to "1". Bit 1 will reset after reading in real time that T\_Warning is low.

**Fault Flags:**

The following faults will set the FFLAG to "Low", and be reset either by after reading via SMBus. The fault output is intended to stay low for an extended period after internal faults are cleared. The timer is 8mS typical with 100kohm on FS pin.

Fault Condition	Register /Bit	Reset By	Notes
String Over Voltage	Register 05h & 06h, bit 2 & 5	Toggle EN or VCC	When VD >6.75V
String Open	Register 05h & 06h, bit 1 & 4	Toggle EN or VCC	When VD <0.2V
T-WARNING	Register 07h bit 0	After reading & real time T WARNING is Low	
OTP	Register 07h bit 1	After reading & real time OTP is Low	
OC	Register 07h bit 2	After reading & real time OC is Low	
OC SHDN	Register 07h bit 3	After reading & chip resumes start up	

**5V Regulator**

The 5V regulator generates 5V from VCC to the internal low voltage circuit and also provides power for an external light sensor (such as LX1973). Maximum output current is limited to 10mA for the external devices. The 5V output requires at least 0.1μF connected across 5V pin and GND for phase compensation. A 1μF capacitor is recommended and should be placed near the 5V and tied to the GND plane. The 5V is shut off while the chip is in sleep mode (EN = low).

**VCC-5.25V Regulator**

VCC-5.25V (VH) is a floating VSS for the low voltage circuits residing across VCC and VH. During start up, VH is turned on after VL gets ready.

**POR**

POR is cleared 100μS (typ.) after VH exceeds internal VH UVLO threshold.

**PWM Dimming**

The LED strings current are individual controlled directly by PWM input. A high on PWM input enables the output current.

**DC Dimming**

DC dimming can be achieved, but not independently. In this mode, all the PWM inputs must be tied to VL, while the DC control signal goes to ADIM pin. The DC input range from 2V to 0V corresponding from 100% to 5% of LED current setting.

**OVP**

Two external resistors program the LX2273's OVP level. The threshold is set to 2V (typical) at the OVP pin. When the OVP voltage threshold is reached it will stop the power converter from switching and then resume when the OVP pin voltage drops below the 2V threshold. The OVP function is active whenever the EN signal is high regardless the LED current condition.

**THEORY OF OPERATION- CONTINUED****LED Open/Short Detection**

In case an LED fails open or an opened string, the VD pin drops down to 0V. The power converter will try to raise the VLED under this condition. The open string will then latch off when VLED voltage reaches 100% of OVP setting. At latch off this string's VD pin voltage is excluded from the power supply regulation loop. The power converter will stop switching until the highest VD pin voltage drops below 2V and the OVP pin voltage is less than 2V. Any change in the VLED voltage should have minimum impact to the LED output current since they are current source outputs. However, the chip may shut down and recover after successful latch off of the open string depending on input, output voltage and other conditions. LED short protection is temporarily disabled when one or more open strings are detected. This allows VD to go beyond the LED short protection threshold of 7.25V (typ.). After successful latch off of any open string the VD voltage returns to a normal regulation level. The LX2273 reduces the LED current reference voltage to 10% while  $VD > 7.25V$  to avoid the external FET from overheating. The LED current returns to normal level when VD voltage gets below 7.25V. Cycling power or the EN input will reset any latched off VD pin. User must tie VG pin to GND for any unused string to distinguish between string failed open and strings unused. During this condition, any string that has VD higher than the LED short threshold voltage will not be latched off and not be report with VD is higher than 6.75V. The LED short fault is masked when any of VD is below open LED detection threshold until such string is latched off. Broken PWM input lines will be checked during start and reported as corresponding strings open

In case of the LED short condition, LX2273 output works normally until the VD voltage reaches the LED short threshold voltage, and the corresponding string is turned off. LED short protection works this way when there are more than two active strings and the lowest VD regulation is at normal level ( $0.24V < VD < 2V$ ). This allows the VD voltage to go beyond the LED short threshold in case of an open string or temporary instability on VLED output. When there is only one active string in the system, the last string is latched of when VD voltage reaches to 7.25V. VD of the latched off strings are excluded from the power converter regulation loop. LED short detection is masked for 7 $\mu$ S (typ.) at the beginning of each PWM cycle to avoid false shutdown of LED strings.

Note: The size of NFET current sink must increase to handle LED short or VD voltages in excess of the LED short threshold voltage. Otherwise, the relative PWM input duty cycle must be reduced if smaller NFET is used.

**Current Source Driver**

This is the current source driver for the external LED current sink NFET. The driver output VGx, and the feedback signal ISx will regulate the LED current through an internal op amp with a 300mV band gap (current source reference), for unused string will tie VG to ground. The lowest drain voltage of any external current sink NFET is used to regulate the boost voltage output. All the drains will report back to host computer through the SMBus to determine the strings status (number of shorted LED, open LED) The LED current matching between strings is 1.5% when matched with an external current sense resistor whose tolerance is 0.1% at room ambient temperature. The IC specifies voltage only at ISx pin and the voltage matching is +/-1.5%.

**LED Output Current Rise/Fall Time Control**


LX2273's LED output current rise/fall time can be programmed by one external resistor connected between SLOPE and GND.

Rise/Fall time can be calculated by:

$$R_{SLOPE} [k\Omega] \cong 20 * Tr, Tf [\mu s]$$


Use 20k and greater resistor.

Connect SLOPE pin to VL when slope control is not used. 5V on SLOPE pin selects an internal 20kohm.


**TYPICAL APPLICATIONS**
*Typical Application Circuit 1: Boost Mode Converter ( $V_{in} < V_o < 60V$ )*


The component values are for reference only


**Typical Application Circuit 2: Boost Mode Converter ( $V_{in} < V_o < 60V$ )  
With short circuit protection using external PFET**



The component values are for reference only

**Typical Application Circuit 3: Boost Mode Converter ( $V_{in} < V_o < 35V$ )**



The component values are for reference only

**Typical Application 4: Boost Mode Converter ( $V_{in} < V_o < 60V$ ) for RGB LEDs**


The component values are for reference only.



### Typical Application 5: SSL 0V to 10V Interface Circuit



The component values are for reference only.


Typical application 4 provides a circuit to allow the LX2273 to be interfaced with a 0 to 10V SSL dimming control through the node labeled BRITE. Q1 and Q2 along with R1 sets up a current source to drive the dimmer over the 1V to 10V range providing the dimming control signal to the ADIM input of the LX2273. When the BRITE input is less than about 0.6V the comparator U1 will drive the PWMx inputs of the LX2273 low completely shutting of the LED string current.



#### PACKAGE DIMENSIONS

### DB

#### 36-Pin Plastic Quarter Size/Small Shrink Outline Package (SSOP/QSOP)



Dim	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.44	2.65	0.096	0.104
A1	0.10	0.30	0.004	0.012
b	0.25	0.51	0.010	0.020
c	0.20	0.33	0.009	0.013
D	15.20	15.60	0.598	0.614
E	10.05	10.55	0.396	0.415
E1	7.40	7.60	0.291	0.299
e	0.80 BSC		0.031 BSC	
L	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
*LC	-	0.10	-	0.004

\*Lead Coplanarity


Note:

1. Dimensions do not include mold flash or protrusions; these shall not exceed 0.155mm(.006") on any side. Lead dimension shall not include solder coverage

#### PACKAGE DIMENSIONS

### LQ

#### 38-Pin Plastic QFN (5x7mm) Exposed Pad



Dim	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.80	1.00	0.031	0.039
A1	0	0.05	0	0.002
A3	0.20 REF		0.008 REF	
b	0.18	0.30	0.007	0.011
D	5.00 BSC		0.196 BSC	
D2	3.00	3.25	0.118	0.127
E	7.00 BSC		0.275 BSC	
E2	5.00	5.25	0.196	0.206
e	0.50 BSC		0.019 BSC	
L	0.30	0.50	0.012	0.020

Note:

1. Dimensions do not include mold flash or protrusions; these shall not exceed 0.155mm(.006") on any side. Lead dimension shall not include solder coverage





**NOTES**

Obsolete

PRODUCTION DATA – Information contained in this document is proprietary to Microsemi and is current as of publication date. This document may not be modified in any way without the express written consent of Microsemi. Product processing does not necessarily include testing of all parameters. Microsemi reserves the right to change the configuration and performance of the product and to discontinue product at any time.