onsem!

Half-Bridge Gate Driver 1200 V 2.5 A Source/3.4 A Sink

FAD8253MX-1

Description

The FAD8253 is a monolithic half−bridge gate driver IC designed for driving high voltage, high speed and high power IGBTs up to +1200 V. The FAD8253 employs ONís high−voltage process and common−mode noise canceling technique to provide stable operation of high−side driver under high dv/dt noise circumstances. The gate driver includes UVLO circuits tailored to IGBT threshold for both high side and low side outputs to prevent malfunction when V_{DD} and V_{BS} are lower than the specified threshold voltage.

The FAD8253 offers a built−in low−side current detection circuitry with an additional provision for soft shutdown (for low side) during overcurrent or short−circuit conditions. The driver can provide adequate protection during short−circuits by turning off its outputs while simultaneously generating a fault output for fault reporting purposes. The driver also provides additional flexibility by providing a shutdown pin to disable driver outputs externally.

Features

- Floating Channel for Bootstrap Operation to +1200 V
- Peak Output Current Capability of 2.5 A Source/3.4 A Sink
- Allowable Negative V_S Transient Swing of up to -15 V at $V_{BS} = 15 V$
- Built−in Common Mode dv/dt Noise Canceling Circuit
- Separate Power and Signal Ground for Enhanced dl/dt Immunity
- Matched Propagation Delay < 50 ns
- 3.3 V and 5 V Input Logic Compatible
- Built in Shoot−through Prevention Logic with 120 ns (Typ) Dead Time
- Built−in UVLO Functions for both High and Low Side with Thresholds Optimized for IGBTs
- Built−in Low Side Short−circuit Protection with Soft Shutdown
- In SOIC14NB with Non Connected Pins for High Voltage Creepage and Clearance Requirements
- Fault Reporting during Overcurrent or Short−circuit Condition
- External Shutdown Pin to Enable or Disable Driver Outputs
- AEC−Q100 Qualified and PPAP Capable
- Pb−Free Devices

Typical Applications

- High Voltage Auxiliary Motor Drive
- Generic Half−Bridge and Full−Bridge Driver
- On−Board Chargers & DC/DC Converters
- Traction Inverters

SOIC−14 NB CASE 751A

MARKING DIAGRAM

PIN ASSIGNMENT

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

APPLICATION DIAGRAMS

Figure 2. DC Motor Drive Application

BLOCK DIAGRAM

Figure 3. Block Diagram

PIN DESCRIPTION

PIN FUNCTION DESCRIPTION

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS $(T_A = 25^{\circ}C,$ unless otherwise specified.)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Do not exceed PD under any circumstances.

2. Mounted on 76.2 × 114.3 × 1.6 mm PCB (FR−4 glass epoxy material). Refer to the following standards: − JESD51−2: Integral circuits thermal test method environmental conditions ñ natural convection

− JESD51−3: Low effective thermal conductivity test board for leaded surface mount packages

3. This device series incorporates ESD protection and is tested by the following methods:

− ESD Human Body Model tested per ANSI/ESDA/JEDEC JS−001−2012

− ESD Charged Device Model tested per JESD22−C101

RECOMMENDED OPERATING RANGES (Parameters are referenced to V_{SS})

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Recommended based on min 5 V on V_B, for proper operation of the level shifter circuit and ensure proper propagation of the signal from the input to the output.

5. Power and thermal impedance should be determined with care so that T_j does not exceed 150°C.

ELECTRICAL CHARACTERISTICS

(V_{BIAS} (V_{DD,} V_{BS}) = 15 V, T_A = −40°C to 125°C unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to V_{SS}. The V_O and I_O parameters are referenced to V_S and COM and are applicable to the respective outputs HO and LO.)

ELECTRICAL CHARACTERISTICS (continued)

(V_{BIAS} (V_{DD,} V_{BS}) = 15 V, T_A = –40°C to 125°C unless otherwise specified. The V_{IN} and I_{IN} parameters are referenced to V_{SS}. The V_O and I_O parameters are referenced to V_S and COM and are applicable to the respective outputs HO and LO.)

DYNAMIC OUTPUT SECTION

 $(V_{\text{BIAS}} (V_{\text{DD}}, V_{\text{BS}}) = 15.0 \text{ V}, T_A = -40^{\circ} \text{C}$ to 125°C, $V_S = V_{SS}$, $C_{\text{LOAD}} = 1000 \text{ pF}$ unless otherwise specified.)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Parameter guaranteed by design.

7. The turn−on propagation delay does not includes the dead time.

8. The dead time includes the turn on propagation time.

TYPICAL CHARACTERISTICS

Figure 6. VBS UVLO (+) vs. Temperature Figure 7. VBS UVLO (−) vs. Temperature

Figure 16. Turn−off Falling Time vs. Temperature Figure 17. Turn−on Delay Time vs. Temperature

Figure 18. Turn−off Delay time vs. Temperature Figure 19. Logic High Input Voltage Threshold

Figure 20. Logic Low Input Voltage Threshold vs. Temperature

vs. Temperature

Figure 21. V_{CSCREF} vs. Temperature

Figure 22. SD Logic High Input Bias Current vs. Temperature

Figure 24. Fault Output High Level Voltage vs. Temperature

Figure 26. Allowable Negative VS Voltage vs. Temperature

Figure 23. Input Pull Down Short Circuit Resistance vs. Temperature

Figure 25. Fault Output Low Level Voltage vs. Temperature

Figure 30. Delay Matching HO and LO Turn−on vs. Temperature

Figure 32. SD to Low−side Propagation Delay vs. Temperature

Figure 29. Dead Time vs. Temperature

Figure 31. Delay Matching HO and LO Turn−off vs. Temperature

Figure 34. Fault Output Minimum Pulse Width vs. Temperature

Figure 36. Time from CSC Triggering to High−side Gate Output vs. Temperature

Figure 38. Output High Short−circuit Pulsed Current vs. Temperature

Figure 35. Time from CSC Triggering to Low−side Gate Output vs. Temperature

Figure 37. Time from CSC Triggering to FO vs. Temperature

SWITCHING TIME DEFINITIONS

Figure 40. Switching Timing Waveforms Definition (Propagation Delay, Rise and Fall Time)

Figure 41. Switching Timing Waveforms Definition (Matching Delay)

Figure 43. Switching Timing Waveforms Definition - High Side

APPLICATIONS INFORMATION

Protection Function

Shutdown (SD) Function

The shutdown (\overline{SD}) pin of FAD8253 is active low, meaning that the driver outputs are enabled when \overline{SD} pin is pulled up and vice versa. If \overline{SD} pin is pulled low for a time equivalent to propagation delay, the outputs of both high and low side driver stages are turned off. The outputs are reactivated on the next rising edge of the input signal, once the \overline{SD} pin is pulled up.

Under−Voltage Lockout (UVLO)

The FAD8253 has an internal under−voltage lockout (UVLO) protection circuitry for both high−side and low−side driver stages, with a threshold optimized for IGBTs. The UVLO independently monitors the supply voltage (V_{DD}) and bootstrap capacitor voltage (V_{BS}) to prevent malfunction if V_{DD} and V_{BS} drop lower than the specified threshold voltage in the manner explained below:

- If V_{BS} drops below its negative–going threshold voltage, the output of the high side driver stage is pulled down (or turned off).
- If V_{DD} voltage drops below its negative–going threshold voltage, the outputs of both the low side and high side driver stages are pulled down (or turned off).

In either of the above cases, the outputs will resume their normal operation once the $V_{\rm BS}/V_{\rm DD}$ voltages have risen back to the necessary positive going threshold, as shown in Figure 44. Moreover, the UVLO hysteresis and the UV filtering time prevent chattering during power supply transitions. If the supply voltage $(V_{DD}$ or $V_{BS})$ maintains an under−voltage condition for a duration longer than the under−voltage filtering time, the high and low side driver outputs are turned off. Note that an UVLO event has no impact to the Fault Output flag.

Figure 44. Waveforms for Under−Voltage Lockout

Shoot−Through Prevention Function

The FAD8253 has a shoot−through prevention circuitry that monitors both the high−side and low−side inputs. It is designed to prevent the outputs of the high−side and low− side stages from turning on at the same time.

As shown in Figure 45, if the low−side input (LIN) signal is provided to the driver while the high−side input (HIN) signal is already present, the high side output (HO) is turned off immediately while the low−side output (LO) is kept turned off. In addition, both driver outputs are kept turned off for as long as both HIN and LIN are present. This prevents the shoot−through of the high−side and low−side devices in an application. Similarly, as shown in Figure 46, if HIN signal is provided to the driver while LIN signal is already present, LO is turned off immediately while HO is kept turned off.

Please note that the driver resumes normal operation with a built−in dead time of 120 ns (typ.) between HO and LO, only when LIN and HIN signals are not provided at the same time.

Over−Current/Short−Circuit Protection Function

The FAD8253 has a low side over−current detection circuitry that monitors the voltage across the low side current sensing resistor (R_{CSR}) through the short–circuit current detection input (CSC) pin.

The input stage of the over current circuitry is depicted in Figure 47. The principle of overcurrent/short−circuit detection feature is to monitor the voltage at point A (which appears due to the phase current flowing into R_{CSR}). If the sensed voltage exceeds the short−circuit detector reference voltage V_{CSCREF} (typ. 0.5 V), this indicates an over-current condition and the driver outputs are turned off.

For example, if $R_{\text{CSC}} = 1 \text{ m}\Omega$, the driver will activate the short circuit protection for a phase current exceeding 500 A $(1 \text{ m}\Omega \times 500 \text{ A} = 0.5 \text{ V} \geq \text{V}$ CSCREF).

Figure 47. Input Circuit of the Overcurrent/Short−circuit Protection Block

It is recommended to place a series resistance RCSCEXT to limit the input current that may flow into the driver during transient conditions. Note that RCSCEXT and RCSCIN form a voltage divider that could lower the voltage at the CSC pin (at point B in Figure 47). To minimize the voltage difference, a value of 1 k Ω is recommended for RCSCEXT. As a result, the voltage at point B (or CSC pin) will be R_{CSCEXT} / $(R_{\text{CSCEXT}} + R_{\text{CSCIN}}) = 200 \text{ k}\Omega$ / $(200 \text{ k}\Omega +$ 1 k Ω), which is only 0.5% lower than at point A.

An over−current condition must last for a minimum duration of t_{CSCFLT} (typ. 300 ns) to trigger the short– circuit protection. This duration has been defined to provide adequate noise filtering against high frequency noises during IGBT switching. If this time is not sufficient, an additional capacitor can be placed at the input of the CSC pin to further extend the filtering time.

Upon detection of a short circuit through the CSC pin:

- the high side output turns off immediately;
- the low side driver output initiates a soft shutdown to turn off the low side IGBT slowly to prevent it from entering the avalanche mode;
- the Fault Output (FO) pin generates a fault signal for a duration of t_{FO} (typ. 60 μ s).

Please note that once the FO is triggered, the driver outputs can be reactivated on the next rising edge of input signal only after the duration of t_{FO} has passed.

Layout Considerations

For optimum performance, considerations must be taken during printed circuit board (PCB) layout.

Power Supply Bypass Capacitors

The implementation of bypass capacitors is essential to optimal operation of gate drivers like FAD8253 and so, special attention is required.

The local bypass capacitor between V_{DD} and V_{SS} needs to provide pulsed currents for the low side driver output. At the same time, if a high−side bootstrap circuit is employed, it has to rapidly charge the bootstrap capacitor as well.

A typical criterion for choosing the value of bypass capacitor is to keep the ripple voltage on the supply pin to ≤5%. Typically, two capacitors in parallel are recommended. Often, a capacitor of smaller value is placed very close to the V_{DD} pin in parallel with another capacitor of higher value to reduce impedance. For sizing of the bootstrap capacitor please refer to application note AN−[6076](https://www.onsemi.com/pub/Collateral/AN-6076.pdf.pdf).

Gate−Drive Loop

Current loops behave like antennae, able to receive and transmit noise. To reduce the noise coupling/emission and improve the power switch turn−on and off performance, gate−drive loops must be reduced as much as possible.

Ground Plane

To minimize noise coupling, the ground plane should not be placed under or near the high voltage floating side.

onsemi

 $=$ Work Week

 0.049

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot ".", may or may not be present. Some products may not follow the Generic Marking.

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER: 98ASB42565B DESCRIPTION: Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **SOIC−14 NB PAGE 1 OF 2** onsemi and ONSCMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does **onsemi** assum special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

SOIC−14 CASE 751A−03 ISSUE L

DATE 03 FEB 2016

onsemi and ONSOMⁱ are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves
the right to make changes without further notice to

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the
information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,
and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** www.onsemi.com

ONLINE SUPPORT: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** www.onsemi.com/support/sales