

### S-82N1B Series

# BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK

www.ablic.com

© ABLIC Inc., 2021-2022 Rev.1.2\_00

The S-82N1B Series is a protection IC for lithium-ion / lithium polymer rechargeable batteries, which includes high-accuracy voltage detection circuits and delay circuits. It is suitable for protecting 1-cell lithium-ion / lithium polymer rechargeable battery packs from overcharge, overdischarge, and overcurrent.

The S-82N1B Series has an input pin for power-saving signal (PS pin), allowing for reduction of current consumption by using an external signal to start the power-saving function.

#### ■ Features

• High-accuracy voltage detection circuit

Overcharge detection voltage 3.500 V to 4.600 V (5 mV step) Accuracy ±15 mV Overcharge release voltage 3.100 V to 4.600 V\*1 Accuracy ±50 mV Overdischarge detection voltage 2.000 V to 3.000 V (10 mV step) Accuracy ±50 mV Overdischarge release voltage 2.000 V to 3.400 V\*2 Accuracy ±100 mV Discharge overcurrent detection voltage 0.003 V to 0.100 V (1 mV step) Accuracy ±3 mV 0.010 V to 0.200 V (1 mV step) Load short-circuiting detection voltage Accuracy ±7 mV Charge overcurrent detection voltage -0.100 V to -0.003 V (1 mV step) Accuracy ±3 mV

• Detection delay times are generated only by an internal circuit (external capacitors are unnecessary).

· Power-saving function

PS pin control logic: Active "H", active "L"
PS pin internal resistance connection: Pull-up, pull-down

PS pin internal resistance value:  $1.0 \text{ M}\Omega$ ,  $2.0 \text{ M}\Omega$ ,  $3.0 \text{ M}\Omega$ ,  $4.0 \text{ M}\Omega$ ,  $5.0 \text{ M}\Omega$ 

• Discharge overcurrent control function

Release condition of discharge overcurrent status: Load disconnection, charger connection Release voltage of discharge overcurrent status: Discharge overcurrent detection voltage (V<sub>DIOV</sub>),

Discharge overcurrent release voltage ( $V_{RIOV}$ ) =  $V_{DD} \times 0.8$  (typ.)

• 0 V battery charge: Enabled, inhibited

· Power-down function

High-withstand voltage:
 VM pin and CO pin: Absolute maximum rating 28 V

• Wide operation temperature range: Ta = -40°C to +85°C

Low current consumption

During operation: 600 nA typ., 990 nA max. (Ta = +25°C)

During power-down: 50 nA max. (Ta = +25°C) During power-saving: 50 nA max. (Ta = +25°C)

• Lead-free (Sn 100%), halogen-free

\*1. Overcharge release voltage = Overcharge detection voltage – Overcharge hysteresis voltage (Overcharge hysteresis voltage can be selected as 0 V or from a range of 0.1 V to 0.4 V in 50 mV step.)

\*2. Overdischarge release voltage = Overdischarge detection voltage + Overdischarge hysteresis voltage (Overdischarge hysteresis voltage can be selected as 0 V or from a range of 0.1 V to 0.7 V in 100 mV step.)

#### Applications

- · Lithium-ion rechargeable battery pack
- Lithium polymer rechargeable battery pack

#### ■ Package

SNT-6A

### **■** Block Diagram





Figure 1

<sup>2</sup> ABLIC Inc.

### Rev.1.2\_00

#### **■ Product Name Structure**

#### 1. Product name



- \*1. Refer to the tape drawing.
- \*2. Refer to "3. Product name list".

#### 2. Package

Table 1 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land
SNT-6A	PG006-A-P-SD	PG006-A-C-SD	PG006-A-R-SD	PG006-A-L-SD

#### 3. Product name list

Table 2 (1 / 2)

	Overcharge	Overcharge	Over-	Over-	Discharge	Load	Charge
	Detection	Release	discharge	discharge	Overcurrent	Short-circuiting	Overcurrent
Product Name			Detection	Release	Detection	Detection	Detection
	Voltage [V <sub>C∪</sub> ]	Voltage [V <sub>CL</sub> ]	Voltage	Voltage	Voltage	Voltage	Voltage
			$[V_{DL}]$	[V <sub>DU</sub> ]	[V <sub>DIOV</sub> ]	[Vshort]	[Vciov]
S-82N1BAA-I6T1U7	4.310 V	4.110 V	2.800 V	3.000 V	0.039 V	0.080 V	-0.039 V
S-82N1BAB-I6T1U7	4.370 V	4.170 V	3.000 V	3.200 V	0.030 V	0.075 V	-0.030 V
S-82N1BAC-I6T1U7	4.410 V	4.210 V	2.800 V	3.000 V	0.036 V	0.090 V	−0.036 V

Table 2 (2 / 2)

Product Name	Delay Time Combination*1	Function Combination*2
S-82N1BAA-I6T1U7	(1)	(1)
S-82N1BAB-I6T1U7	(2)	(2)
S-82N1BAC-I6T1U7	(3)	(2)

<sup>\*1.</sup> Refer to **Table 3** about the details of the delay time combinations.

**Remark** Please contact our sales representatives for products other than the above.

<sup>\*2.</sup> Refer to **Table 5** about the details of the function combinations.

т	а	b	le	3

Delay Time Combination	Overcharge Detection Delay Time [tcu]	Overdischarge Detection Delay Time*1 [t <sub>DL</sub> ]	Discharge Overcurrent Detection Delay Time [tɒiov]	Load Short-circuiting Detection Delay Time [tshort]	Charge Overcurrent Detection Delay Time [tcɪov]	Power-saving Delay Time*1 [tps]
(1)	1.0 s	128 ms	16 ms	530 μs	16 ms	48 ms
(2)	1.0 s	256 ms	8 ms	280 μs	8 ms	32 ms
(3)	1.0 s	256 ms	16 ms	530 μs	16 ms	32 ms

<sup>\*1.</sup> t<sub>PS</sub> < t<sub>DL</sub> should be satisfied.

Refer to "6. Power-saving function" in "■ Operation" and "4. Power-saving function" in "■ Timing Charts" for details.

**Remark** The delay times can be changed within the range listed below. For details, please contact our sales representatives.

Table 4

Delay Time	Symbol		Selection Range			Remark	
Overcharge detection delay time	tcu	256 ms	512 ms	1.0 s	_	1	Select a value from the left.
Overdischarge detection delay time	t <sub>DL</sub>	32 ms	64 ms	128 ms	256 ms	ı	Select a value from the left.
Discharge overcurrent detection delay time	t <sub>DIOV</sub>	4 ms	8 ms	16 ms	32 ms	64 ms	Select a value from the left.
Load short-circuiting detection delay time	tshort	280 μs	530 μs	_	-	_	Select a value from the left.
Charge overcurrent detection delay time	tciov	4 ms	8 ms	16 ms	32 ms	64 ms	Select a value from the left.
Power-saving delay time	t <sub>PS</sub>	32 ms	48 ms	64 ms	128 ms	I	Select a value from the left.

#### Table 5

		PS pin	-		Release Condition	Dologoo Voltago of
Function Combination	Control Logic*1	Internal Resistance Connection*2	Internal Resistance Value*3 [R <sub>PS</sub> ]	0 V Battery Charge <sup>*4</sup>	of Discharge	Release Voltage of Discharge Overcurrent Status*6
(1)	Active "H"	Pull-down	5.0 MΩ	Inhibited	Charger connection	V <sub>DIOV</sub>
(2)	Active "H"	Pull-down	$5.0~{ m M}\Omega$	Inhibited	Load disconnection	VRIOV

<sup>\*1.</sup> PS pin control logic: Active "H", active "L"

**Remark** Please contact our sales representatives for products with function combinations other than the above.

<sup>\*2.</sup> PS pin internal resistance connection: Pull-up, pull-down

<sup>\*3.</sup> PS pin internal resistance value: 1.0 M $\Omega$ , 2.0 M $\Omega$ , 3.0 M $\Omega$ , 4.0 M $\Omega$ , 5.0 M $\Omega$ 

<sup>\*4. 0</sup> V battery charge: Enabled, inhibited

<sup>\*5.</sup> Release condition of discharge overcurrent status: Load disconnection, charger connection

<sup>\*6.</sup> Release voltage of discharge overcurrent status:  $V_{DIOV}$ ,  $V_{RIOV} = V_{DD} \times 0.8$  (typ.)

# BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK Rev.1.2\_00 S-82N1B Series

## **■** Pin Configuration

### 1. SNT-6A

Top view



Figure 2

### Table 6

Pin No.	Symbol	Description
1	PS	Input pin for power-saving signal
2	СО	Connection pin of charge control FET gate (CMOS output)
3	DO	Connection pin of discharge control FET gate (CMOS output)
4	VSS	Input pin for negative power supply
5	VDD	Input pin for positive power supply
6	VM	Overcurrent detection pin

## BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2\_00

### ■ Absolute Maximum Ratings

Table 7

(Ta = +25°C unless otherwise specified)

Item	Symbol	Applied Pin	Absolute Maximum Rating	Unit
Input voltage between VDD pin and VSS pin	V <sub>DS</sub>	VDD	$V_{\text{SS}} - 0.3$ to $V_{\text{SS}} + 6$	V
PS pin input voltage	V <sub>PS</sub>	PS	$V_{\text{DD}}-6$ to $V_{\text{DD}}+0.3$	V
VM pin input voltage	$V_{VM}$	VM	$V_{DD}-28$ to $V_{DD}+0.3$	V
DO pin output voltage	$V_{DO}$	DO	$V_{\text{SS}}-0.3$ to $V_{\text{DD}}+0.3$	V
CO pin output voltage	Vco	СО	$V_{VM}-0.3$ to $V_{DD}+0.3$	V
Operation ambient temperature	Topr	_	-40 to +85	°C
Storage temperature	T <sub>stg</sub>	_	-55 to +125	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

#### **■** Thermal Resistance Value

Table 8

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	
			Board A	1	224	1	°C/W
			Board B	1	176		°C/W
Junction-to-ambient thermal resistance*1	θЈΑ	SNT-6A	Board C	-	_	_	°C/W
			Board D	-	_	_	°C/W
			Board E			_	°C/W

<sup>\*1.</sup> Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Power Dissipation" and "Test Board" for details.

### **■** Electrical Characteristics

#### 1. $Ta = +25^{\circ}C$

Table 9

(Ta = +25°C unless otherwise specified)

				(Ta = +25°C unless other		rwise specified)	
ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Detection Voltage							
Overcharge detection voltage	Vcu	-	V <sub>CU</sub> - 0.015	Vcu	V <sub>CU</sub> + 0.015	V	1
		VcL ≠ Vcu	Vcl - 0.050	VcL	Vcl + 0.050	V	1
Overcharge release voltage	VcL	VcL = Vcu	V <sub>CL</sub> - 0.020	VcL	V <sub>CL</sub> + 0.015	V	1
Overdischarge detection voltage	$V_{DL}$	_	V <sub>DL</sub> - 0.050	V <sub>DL</sub>	V <sub>DL</sub> + 0.050	V	2
-	152	V <sub>DL</sub> ≠ V <sub>DU</sub>	V <sub>DU</sub> – 0.100	V <sub>DU</sub>	V <sub>DU</sub> + 0.100	V	2
Overdischarge release voltage	VDU	$V_{DL} = V_{DU}$	V <sub>DU</sub> - 0.050	V <sub>DU</sub>	V <sub>DU</sub> + 0.050	V	2
Discharge overcurrent detection voltage	V <sub>DIOV</sub>		V <sub>DIOV</sub> – 0.003	VDIOV	V <sub>DIOV</sub> + 0.003	V	2
Load short-circuiting detection voltage	VSHORT		V <sub>SHORT</sub> – 0.003	VSHORT	V <sub>SHORT</sub> + 0.007	V	2
Charge overcurrent detection voltage	VSHORT	_	V <sub>SHOR1</sub> – 0.007	VSHORT	$V_{CIOV} + 0.007$	V	2
		V <sub>DD</sub> = 3.4 V				V	2
Discharge overcurrent release voltage	V <sub>RIOV</sub>	VDD - 3.4 V	$V_{DD} \times 0.77$	$V_{DD} \times 0.80$	$V_{DD} \times 0.83$	V	
0 V Battery Charge		0.1/					
0 V battery charge starting charger voltage	V <sub>0</sub> CHA	0 V battery charge enabled	0.7	1.1	1.5	V	4
V battery charge inhibition battery voltage	Voinh	0 V battery charge inhibited	0.9	1.2	1.5	٧	2
Internal Resistance							
Resistance between VDD pin and VM pin	R <sub>VMD</sub>	$V_{DD} = 1.8 \text{ V}, V_{VM} = 0 \text{ V}$	500	1250	2500	kΩ	3
Resistance 2 between VDD pin and VM		$V_{DD} = 3.4 \text{ V},$					
pin	R <sub>VMD2</sub>	$V_{VM} = 0.7 \text{ V}$	_	50	_	kΩ	3
D	_	$V_{DD} = 3.4 \text{ V},$	_	40	45		
Resistance between VM pin and VSS pin	Rvms	V <sub>VM</sub> = 1.0 V	5	10	15	kΩ	3
PS pin internal resistance	R <sub>PS</sub>	_	$R_{PS} \times 0.50$	R <sub>PS</sub>	$R_{\text{PS}} \times 2.00$	МΩ	3
Input Voltage							
Operation voltage between VDD pin and	\/		1.5		6.0	<b>V</b>	
VSS pin	V <sub>DSOP1</sub>	_	1.5	ı	6.0	V	_
Operation voltage between VDD pin and VM pin	V <sub>DSOP2</sub>	-	1.5	-	28	V	-
PS pin voltage "H"	V <sub>PSH</sub>	_	_	1	$V_{DD} \times 0.90$	V	2
PS pin voltage "L"	V <sub>PSL</sub>	_	$V_{DD} \times 0.10$	_	_	V	2
Input Current	u						
Current consumption during operation	I <sub>OPE</sub>	$V_{DD} = 3.4 \text{ V}, V_{VM} = 0 \text{ V}$	_	600	990	nA	3
Current consumption during power-down	IPDN	V <sub>DD</sub> = V <sub>VM</sub> = 1.5 V	_	_	50	nA	3
Current consumption during power-saving	I <sub>PS</sub>	$V_{DD} = V_{VM} = 3.4 \text{ V}$	_	_	50	nA	3
Output Resistance							
CO pin resistance "H"	Rсон	_	5	10	20	kΩ	4
CO pin resistance "L"	Rcol	_	2.5	5	10	kΩ	4
DO pin resistance "H"	RDOH	_	5	10	20	kΩ	4
DO pin resistance "L"	RDOL	_	1	2	4	kΩ	4
Delay Time							
Overcharge detection delay time	tcu	_	$t_{\text{CU}} \times 0.7$	tcu	tcu × 1.3	_	5
Overdischarge detection delay time	toL	_	$t_{DL} \times 0.7$	tol	$t_{DL} \times 1.3$	_	5
Discharge overcurrent detection delay time	tDIOV	_	$t_{\text{DIOV}} \times 0.7$	tDIOV	$t_{\text{DIOV}} \times 1.3$	_	5
Load short-circuiting detection delay time	tshort	_	tshort × 0.7	tshort	tshort × 1.3	_	5
Charge overcurrent detection delay time	tciov	_	$t_{\text{CIOV}} \times 0.7$	tciov	$t_{\text{CIOV}} \times 1.3$	_	5
Power-saving delay time	telov	_	$t_{PS} \times 0.7$	t <sub>PS</sub>	$t_{PS} \times 1.3$	_	5
i onoi ournig adiay anio	4 O	I	40 / 0.1	นาง	407110		J

#### 2. Ta = $-20^{\circ}$ C to $+60^{\circ}$ C<sup>\*1</sup>

Table 10

(Ta = -20°C to +60°C<sup>\*1</sup> unless otherwise specified)

			(1a20 ·	C 10 +00 C	" unless otherwise sp		becilied)
ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Detection Voltage							
Overcharge detection voltage	Vcu	-	Vcu - 0.020	Vcu	Vcu + 0.020	V	1
	.,	V <sub>CL</sub> ≠ V <sub>CU</sub>	V <sub>CL</sub> - 0.065	VcL	V <sub>CL</sub> + 0.057	V	1
Overcharge release voltage	VcL	V <sub>CL</sub> = V <sub>CU</sub>	Vcl - 0.025	VcL	Vcl + 0.020	V	1
Overdischarge detection voltage	$V_{DL}$	_	V <sub>DL</sub> – 0.060	V <sub>DL</sub>	V <sub>DL</sub> + 0.055	V	2
-		$V_{DL} \neq V_{DU}$	V <sub>DU</sub> – 0.110	V <sub>DU</sub>	V <sub>DU</sub> + 0.105	V	2
Overdischarge release voltage	V <sub>DU</sub>	$V_{DL} = V_{DU}$	V <sub>DU</sub> - 0.060	V <sub>DU</sub>	V <sub>DU</sub> + 0.055	V	2
Discharge overcurrent detection voltage	V <sub>DIOV</sub>	-	V <sub>DIOV</sub> – 0.003	V <sub>DIOV</sub>	V <sub>DIOV</sub> + 0.003	V	2
Load short-circuiting detection voltage	VSHORT	_	V <sub>SHORT</sub> - 0.007	VSHORT	V <sub>SHORT</sub> + 0.007	V	2
Charge overcurrent detection voltage	VCIOV	_	V <sub>CIOV</sub> - 0.003	Vciov	V <sub>CIOV</sub> + 0.003	V	2
Discharge overcurrent release voltage	VRIOV	V <sub>DD</sub> = 3.4 V	V <sub>DD</sub> × 0.77	$V_{DD} \times 0.80$	V <sub>DD</sub> × 0.83	V	2
0 V Battery Charge	VRIOV	V UU - 0.4 V	V 0.7 7	VDD X 0.00	₹ 0.00	V	
0 V battery charge starting charger voltage	V <sub>0</sub> CHA	0 V battery charge enabled	0.5	1.1	1.7	V	4
0 V battery charge inhibition battery voltage	Voinh	0 V battery charge inhibited	0.7	1.2	1.7	٧	2
Internal Resistance							
Resistance between VDD pin and VM pin	Rvmd	$V_{DD} = 1.8 \text{ V}, V_{VM} = 0 \text{ V}$	250	1250	3500	kΩ	3
Resistance 2 between VDD pin and VM	_	V <sub>DD</sub> = 3.4 V,		<b>50</b>		I <sub>C</sub> O	
pin	Rvmd2	V <sub>VM</sub> = 0.7 V	_	50	1	kΩ	3
Resistance between VM pin and VSS pin	Rvms	V <sub>DD</sub> = 3.4 V, V <sub>VM</sub> = 1.0 V	3.5	10	20	kΩ	3
PS pin internal resistance	Rps	-	R <sub>PS</sub> × 0.25	Rps	R <sub>PS</sub> × 3.00	МΩ	3
Input Voltage							
Operation voltage between VDD pin and VSS pin	VDSOP1	-	1.5	-	6.0	٧	-
Operation voltage between VDD pin and VM pin	V <sub>DSOP2</sub>	-	1.5	ı	28	٧	_
PS pin voltage "H"	VPSH	-	_	-	$V_{\text{DD}}\times 0.95$	V	2
PS pin voltage "L"	VPSL	-	$V_{DD} \times 0.05$	_	-	V	2
Input Current							
Current consumption during operation	IOPE	$V_{DD} = 3.4 \text{ V}, V_{VM} = 0 \text{ V}$	-	600	1500	nA	3
Current consumption during power-down	IPDN	V <sub>DD</sub> = V <sub>VM</sub> = 1.5 V	_	_	100	nA	3
Current consumption during power-saving	IPS	V <sub>DD</sub> = V <sub>VM</sub> = 3.4 V	_	-	100	nA	3
Output Resistance	_					_	
CO pin resistance "H"	Rсон	-	2.5	10	30	kΩ	4
CO pin resistance "L"	Rcol	_	1.25	5	15	kΩ	4
DO pin resistance "H"	Rоон	_	2.5	10	30	kΩ	4
DO pin resistance "L"	RDOL	_	0.5	2	6	kΩ	4
Delay Time							
Overcharge detection delay time	tcu	_	tcu × 0.6	tcu	tcu × 1.4	-	5
Overdischarge detection delay time	t <sub>DL</sub>	-	tdl × 0.6	t <sub>DL</sub>	tol × 1.4	_	5
Discharge overcurrent detection delay time	t <sub>DIOV</sub>	-	tdiov × 0.65	t <sub>DIOV</sub>	tDIOV × 1.35	_	5
Load short-circuiting detection delay time	tshort	-	tshort $ imes$ 0.6	tshort	tshort × 1.4	_	5
Charge overcurrent detection delay time	tciov	-	tciov × 0.6	tciov	tciov × 1.4	_	5
Power-saving delay time	t <sub>PS</sub>	_	tps × 0.6	t <sub>PS</sub>	tps × 1.4	_	5
		1					

**<sup>\*1.</sup>** Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

#### 3. Ta = $-40^{\circ}$ C to $+85^{\circ}$ C<sup>\*1</sup>

Table 11

(Ta = -40°C to +85°C<sup>\*1</sup> unless otherwise specified)

	(1a = -40°C to +85°C unless otherwise specified)						
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Detection Voltage							
Overcharge detection voltage	Vcu	_	Vcu - 0.045	Vcu	Vcu + 0.030	>	1
	.,	V <sub>CL</sub> ≠ V <sub>CU</sub>	V <sub>CL</sub> - 0.080	VcL	$V_{CL} + 0.060$	V	1
Overcharge release voltage	VcL	V <sub>CL</sub> = V <sub>CU</sub>	Vcl - 0.050	VcL	Vcl + 0.030	V	1
Overdischarge detection voltage	$V_{DL}$	_	V <sub>DL</sub> – 0.080	$V_{DL}$	V <sub>DL</sub> + 0.060	V	2
-		V <sub>DL</sub> ≠ V <sub>DU</sub>	V <sub>DU</sub> – 0.130	V <sub>DU</sub>	V <sub>DU</sub> + 0.110	V	2
Overdischarge release voltage	V <sub>DU</sub>	$V_{DL} = V_{DU}$	V <sub>DU</sub> - 0.080	V <sub>DU</sub>	V <sub>DU</sub> + 0.060	V	2
Discharge overcurrent detection voltage	V <sub>DIOV</sub>	_	V <sub>DIOV</sub> - 0.003	V <sub>DIOV</sub>	V <sub>DIOV</sub> + 0.003	V	2
Load short-circuiting detection voltage	VSHORT	_	V <sub>SHORT</sub> – 0.007	Vshort	V <sub>SHORT</sub> + 0.007	V	2
Charge overcurrent detection voltage	Vciov	_	V <sub>CIOV</sub> - 0.003	Vciov	V <sub>CIOV</sub> + 0.003	V	2
Discharge overcurrent release voltage	VRIOV	V <sub>DD</sub> = 3.4 V	$V_{DD} \times 0.77$	$V_{DD} \times 0.80$	$V_{DD} \times 0.83$	V	2
0 V Battery Charge		1	•				
0 V battery charge starting charger voltage	Vосна	0 V battery charge enabled	0.5	1.1	1.7	V	4
0 V battery charge inhibition battery voltage	Voinh	0 V battery charge inhibited	0.7	1.2	1.7	٧	2
Internal Resistance							
Resistance between VDD pin and VM pin	R <sub>VMD</sub>	$V_{DD} = 1.8 \text{ V}, V_{VM} = 0 \text{ V}$	250	1250	3500	kΩ	3
Resistance 2 between VDD pin and VM pin	RVMD2	V <sub>DD</sub> = 3.4 V, V <sub>VM</sub> = 0.7 V	_	50	-	kΩ	3
Resistance between VM pin and VSS pin	Rvms	V <sub>DD</sub> = 3.4 V, V <sub>VM</sub> = 1.0 V	3.5	10	20	kΩ	3
PS pin internal resistance	Rps	_	R <sub>PS</sub> × 0.25	Rps	R <sub>PS</sub> × 3.00	МΩ	3
Input Voltage							
Operation voltage between VDD pin and VSS pin	V <sub>DSOP1</sub>	-	1.5	-	6.0	V	-
Operation voltage between VDD pin and VM pin	V <sub>DSOP2</sub>	-	1.5	-	28	٧	-
PS pin voltage "H"	VPSH	_	-	_	$V_{\text{DD}} \times 0.95$	V	2
PS pin voltage "L"	VPSL	_	$V_{DD} \times 0.05$	_	-	V	2
Input Current				-	_		
Current consumption during operation	IOPE	$V_{DD} = 3.4 \text{ V}, V_{VM} = 0 \text{ V}$	_	600	1500	nΑ	3
Current consumption during power-down	IPDN	$V_{DD} = V_{VM} = 1.5 V$	_	ı	100	nΑ	3
Current consumption during power-saving	IPS	$V_{DD} = V_{VM} = 3.4 \text{ V}$	_	ı	100	nΑ	3
Output Resistance							
CO pin resistance "H"	Rсон	-	2.5	10	30	kΩ	4
CO pin resistance "L"	Rcol	-	1.25	5	15	kΩ	4
DO pin resistance "H"	Rdoh	-	2.5	10	30	kΩ	4
DO pin resistance "L"	RDOL	-	0.5	2	6	kΩ	4
Delay Time							
Overcharge detection delay time	tcu	-	tcu × 0.4	tcu	tcu × 1.6	_	5
Overdischarge detection delay time	t <sub>DL</sub>	-	tdl × 0.4	$t_{DL}$	tol × 1.6	-	5
Discharge overcurrent detection delay time	t <sub>DIOV</sub>	_	tdiov × 0.4	t <sub>DIOV</sub>	tdiov × 1.6	-	5
Load short-circuiting detection delay time	tshort	-	tshort × 0.4	tshort	tshort × 1.6	_	5
Charge overcurrent detection delay time	tciov	-	tciov × 0.4	tciov	tciov × 1.6	-	5
Power-saving delay time	t <sub>PS</sub>	_	$t_{\text{PS}} \times 0.4$	t <sub>PS</sub>	t <sub>PS</sub> × 1.6	_	5

**<sup>\*1.</sup>** Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

### BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2 00

#### ■ Test Circuits

When PS pin control logic is active "H", SW1 and SW3 are turned off, SW2 and SW4 are turned on. When PS pin control logic is active "L", SW1 and SW3 are turned on, SW2 and SW4 are turned off.

Caution Unless otherwise specified, the output voltage levels "H" and "L" at CO pin (V<sub>CO</sub>) and DO pin (V<sub>DO</sub>) are judged by the threshold voltage (1.0 V) of the N-channel FET. Judge the CO pin level with respect to V<sub>VM</sub> and the DO pin level with respect to V<sub>SS</sub>.

#### Overcharge detection voltage, overcharge release voltage (Test circuit 1)

Overcharge detection voltage ( $V_{CU}$ ) is defined as the voltage V1 at which  $V_{CO}$  goes from "H" to "L" when the voltage V1 is gradually increased after setting V1 = 3.4 V. Overcharge release voltage ( $V_{CL}$ ) is defined as the voltage V1 at which  $V_{CO}$  goes from "L" to "H" when the voltage V1 is then gradually decreased. Overcharge hysteresis voltage ( $V_{HC}$ ) is defined as the difference between  $V_{CU}$  and  $V_{CL}$ .

## 2. Overdischarge detection voltage, overdischarge release voltage (Test circuit 2)

Overdischarge detection voltage ( $V_{DL}$ ) is defined as the voltage V1 at which  $V_{DO}$  goes from "H" to "L" when the voltage V1 is gradually decreased after setting V1 = 3.4 V, V2 = V5 = 0 V. Overdischarge release voltage ( $V_{DU}$ ) is defined as the voltage V1 at which  $V_{DO}$  goes from "L" to "H" when setting V2 = 0.01 V, V5 = 0 V and when the voltage V1 is then gradually increased. Overdischarge hysteresis voltage ( $V_{HD}$ ) is defined as the difference between  $V_{DU}$  and  $V_{DL}$ .

## 3. Discharge overcurrent detection voltage, discharge overcurrent release voltage (Test circuit 2)

#### 3. 1 Release voltage of discharge overcurrent status "VDIOV"

Discharge overcurrent detection voltage ( $V_{DIOV}$ ) is defined as the voltage V2 whose delay time for changing  $V_{DO}$  from "H" to "L" is discharge overcurrent detection delay time ( $t_{DIOV}$ ) when the voltage V2 is increased from the starting conditions of V1 = 3.4 V, V2 = V5 = 0 V.  $V_{DO}$  goes from "L" to "H" when setting V2 = 3.4 V and when the voltage V2 is then gradually decreased to  $V_{DIOV}$  typ. or lower.

#### 3. 2 Release voltage of discharge overcurrent status "VRIOV"

 $V_{DIOV}$  is defined as the voltage V2 whose delay time for changing  $V_{DO}$  from "H" to "L" is  $t_{DIOV}$  when the voltage V2 is increased from the starting conditions of V1 = 3.4 V, V2 = V5 = 0 V. Discharge overcurrent release voltage ( $V_{RIOV}$ ) is defined as the voltage V2 at which  $V_{DO}$  goes from "L" to "H" when setting V2 = 3.4 V and when the voltage V2 is then gradually decreased.

## 4. Load short-circuiting detection voltage (Test circuit 2)

Load short-circuiting detection voltage ( $V_{SHORT}$ ) is defined as the voltage V2 whose delay time for changing  $V_{DO}$  from "H" to "L" is load short-circuiting detection delay time ( $t_{SHORT}$ ) when the voltage V2 is increased after setting V1 = 3.4 V, V2 = V5 = 0 V.

## 5. Charge overcurrent detection voltage (Test circuit 2)

Charge overcurrent detection voltage ( $V_{CIOV}$ ) is defined as the voltage V2 whose delay time for changing  $V_{CO}$  from "H" to "L" is charge overcurrent detection delay time ( $t_{CIOV}$ ) when the voltage V2 is decreased after setting V1 = 3.4 V, V2 = V5 = 0 V.

## 6. Current consumption during operation (Test circuit 3)

The current consumption during operation ( $I_{OPE}$ ) is the current that flows through the VDD pin ( $I_{DD}$ ) under the set conditions of V1 = 3.4 V, V2 = V5 = 0 V.

#### BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2 00

#### **Current consumption during power-down** (Test circuit 3)

The current consumption during power-down (IPDN) is IDD under the set conditions of V1 = V2 = 1.5 V, V5 = 0 V.

#### **Current consumption during power-saving** (Test circuit 3)

The current consumption during power-saving (I<sub>PS</sub>) is I<sub>DD</sub> under the set conditions of V1 = V2 = V5 = 3.4 V.

#### Resistance between VDD pin and VM pin (Test circuit 3)

R<sub>VMD</sub> is the resistance between VDD pin and VM pin under the set conditions of V1 = 1.8 V, V2 = V5 = 0 V.

#### 10. Resistance between VM pin and VSS pin (Test circuit 3)

R<sub>VMS</sub> is the resistance between VM pin and VSS pin under the set conditions of V1 = 3.4 V, V2 = 1.0 V, V5 = 0 V.

### 11. PS pin internal resistance

(Test circuit 3)

#### 11. 1 PS pin control logic active "H", PS pin internal resistance connection "pull-up"

The PS pin internal resistance (R<sub>PS</sub>) is the resistance between PS pin and VDD pin under the set conditions of V1 = 3.4 V, V2 = V5 = 0 V.

#### 11. 2 PS pin control logic active "H", PS pin internal resistance connection "pull-down"

R<sub>PS</sub> is the resistance between PS pin and VSS pin under the set conditions of V1 = V5 = 3.4 V, V2 = 0 V.

#### 11. 3 PS pin control logic active "L", PS pin internal resistance connection "pull-up"

R<sub>PS</sub> is the resistance between PS pin and VDD pin under the set conditions of V1 = V5 = 3.4 V, V2 = 0 V.

#### 11. 4 PS pin control logic active "L", PS pin internal resistance connection "pull-down"

 $R_{PS}$  is the resistance between PS pin and VSS pin under the set conditions of V1 = 3.4 V, V2 = V5 = 0 V.

#### 12. CO pin resistance "H"

(Test circuit 4)

The CO pin resistance "H" (R<sub>COH</sub>) is the resistance between VDD pin and CO pin under the set conditions of V1 = 3.4 V, V2 = 0 V, V3 = 3.0 V.

## 13. CO pin resistance "L"

(Test circuit 4)

The CO pin resistance "L" (Rcol) is the resistance between VM pin and CO pin under the set conditions of V1 = 4.7 V, V2 = 0 V, V3 = 0.4 V.

### 14. DO pin resistance "H"

(Test circuit 4)

The DO pin resistance "H" (RDDH) is the resistance between VDD pin and DO pin under the set conditions of V1 = 3.4 V, V2 = 0 V, V4 = 3.0 V.

## 15. DO pin resistance "L"

(Test circuit 4)

The DO pin resistance "L" (RDOL) is the resistance between VSS pin and DO pin under the set conditions of V1 = 1.8 V, V2 = 0 V, V4 = 0.4 V.

### BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2 00

#### PS pin voltage "H", PS pin voltage "L" (Test circuit 2)

#### 16. 1 PS pin control logic active "H"

The PS pin voltage "H" ( $V_{PSH}$ ) is defined as the voltage V5 at which  $V_{DO}$  goes from "H" to "L" and when the voltage V5 is gradually increased under the set conditions of V1 = 3.4 V, V2 = V5 = 0 V.

#### 16. 2 PS pin control logic active "L"

The PS pin voltage "L" ( $V_{PSL}$ ) is defined as the voltage difference between the voltage V5 and the voltage V1, V1 – V5, at which  $V_{DO}$  goes from "H" to "L" when the voltage V5 is gradually increased under the set conditions of V1 = 3.4 V, V2 = V5 = 0 V.

## 17. Overcharge detection delay time

(Test circuit 5)

After setting V1 = 3.4 V, V2 = V5 = 0 V, the voltage V1 is increased. The time interval from when the voltage V1 exceeds  $V_{CU}$  until  $V_{CO}$  goes to "L" is the overcharge detection delay time ( $t_{CU}$ ).

#### 18. Overdischarge detection delay time (Test circuit 5)

After setting V1 = 3.4 V, V2 = V5 = 0 V, the voltage V1 is decreased. The time interval from when the voltage V1 falls below  $V_{DL}$  until  $V_{DO}$  goes to "L" is the overdischarge detection delay time  $(t_{DL})$ .

#### Discharge overcurrent detection delay time (Test circuit 5)

After setting V1 = 3.4 V, V2 = V5 = 0 V, the voltage V2 is increased. The time interval from when the voltage V2 exceeds  $V_{DIOV}$  until  $V_{DO}$  goes to "L" is the discharge overcurrent detection delay time ( $t_{DIOV}$ ).

## 20. Load short-circuiting detection delay time (Test circuit 5)

After setting V1 = 3.4 V, V2 = V5 = 0 V, the voltage V2 is increased. The time interval from when the voltage V2 exceeds  $V_{SHORT}$  until  $V_{DO}$  goes to "L" is the load short-circuiting detection delay time ( $t_{SHORT}$ ).

## 21. Charge overcurrent detection delay time (Test circuit 5)

After setting V1 = 3.4 V, V2 = V5 = 0 V, the voltage V2 is decreased. The time interval from when the voltage V2 falls below  $V_{CIOV}$  until  $V_{CO}$  goes to "L" is the charge overcurrent detection delay time ( $t_{CIOV}$ ).

## 22. Power-saving delay time (Test circuit 5)

#### 22. 1 PS pin control logic active "H"

After setting V1 = 3.4 V, V2 = V5 = 0 V, the voltage V5 is increased. The time interval from when the voltage V5 exceeds  $V_{PSH}$  until  $V_{DO}$  goes to "L" is the power-saving delay time ( $t_{PS}$ ).

#### 22. 2 PS pin control logic active "L"

After setting V1 = 3.4 V, V2 = V5 = 0 V, the voltage V5 is increased. The time interval from when the voltage V1 – V5 falls below  $V_{PSL}$  until  $V_{DO}$  goes to "L" is  $t_{PSL}$ .


## BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK Rev.1.2\_00 S-82N1B Series

## 23. 0 V battery charge starting charger voltage (0 V battery charge enabled) (Test circuit 4)

The 0 V battery charge starting charger voltage ( $V_{0CHA}$ ) is defined as the absolute value of voltage V2 at which the current flowing through the CO pin ( $I_{CO}$ ) exceeds 1.0  $\mu$ A when the voltage V2 is gradually decreased after setting V1 = V5 = 0 V, V2 = V3 = -0.5 V.

## 24. 0 V battery charge inhibition battery voltage (0 V battery charge inhibited) (Test circuit 2)

The 0 V battery charge inhibition battery voltage ( $V_{OINH}$ ) is defined as the voltage V1 at which  $V_{CO}$  goes to "L" ( $V_{CO} = V_{VM}$ ) when the voltage V1 is gradually decreased after setting V1 = 1.9 V, V2 = -2.0 V, V5 = 0 V.







Figure 3 Test Circuit 1

Figure 4 Test Circuit 2






Figure 5 Test Circuit 3

Figure 6 Test Circuit 4




Figure 7 Test Circuit 5

14 ABLIC Inc.

#### BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2 00

#### Operation

Refer to "■ Battery Protection IC Connection Example".

#### 1. **Normal status**

The S-82N1B Series monitors the voltage of the battery connected between VDD pin and VSS pin, the voltage between VM pin and VSS pin and the voltage between PS pin and VSS pin to control charging and discharging.

When the battery voltage is in the range from overdischarge detection voltage (VDL) to overcharge detection voltage (V<sub>CU</sub>), and the VM pin voltage is in the range from charge overcurrent detection voltage (V<sub>CIOV</sub>) to discharge overcurrent detection voltage (VDIOV), the S-82N1B Series turns both the charge and discharge control FETs on. This status is called the normal status, and in this condition charging and discharging can be carried out freely.

The resistance between VDD pin and VM pin (R<sub>VMD</sub>), the resistance 2 between VDD pin and VM pin (R<sub>VMD2</sub>), and the resistance between VM pin and VSS pin (R<sub>VMS</sub>) are not connected in the normal status.

After the battery is connected, discharging may not be carried out. In this case, the S-82N1B Series returns to the normal status by connecting a charger.

#### Overcharge status

#### 2. 1 V<sub>CL</sub> ≠ V<sub>CU</sub> (Product in which overcharge release voltage differs from overcharge detection voltage)

When the battery voltage becomes higher than Vcu during charging in the normal status and the condition continues for the overcharge detection delay time (tcu) or longer, the S-82N1B Series turns the charge control FET off to stop charging. This status is called the overcharge status.

The overcharge status is released in the following two cases.

- (1) In the case that the VM pin voltage is lower than 0.35 V typ., the S-82N1B Series releases the overcharge status when the battery voltage falls below overcharge release voltage (VcL).
- (2) In the case that the VM pin voltage is equal to or higher than 0.35 V typ., the S-82N1B Series releases the overcharge status when the battery voltage falls below V<sub>CU</sub>.

When the discharge is started by connecting a load after the overcharge detection, the VM pin voltage rises by the V<sub>f</sub> voltage of the internal parasitic diode than the VSS pin voltage, because the discharge current flows through the parasitic diode in the charge control FET. If this VM pin voltage is equal to or higher than 0.35 V typ., the S-82N1B Series releases the overcharge status when the battery voltage is equal to or lower than V<sub>CU</sub>.

Caution If the battery is charged to a voltage higher than Vcu and the battery voltage does not fall below Vcu even when a heavy load is connected, discharge overcurrent detection and load short-circuiting detection do not function until the battery voltage falls below Vcu. Since an actual battery has an internal impedance of tens of  $m\Omega$ , the battery voltage drops immediately after a heavy load that causes overcurrent is connected, and discharge overcurrent detection and load short-circuiting detection function.

## BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2 00

#### 2. 2 V<sub>CL</sub> = V<sub>CU</sub> (Product in which overcharge release voltage is the same as overcharge detection voltage)

When the battery voltage becomes higher than V<sub>CU</sub> during charging in the normal status and the condition continues for t<sub>CU</sub> or longer, the S-82N1B Series turns the charge control FET off to stop charging. This status is called the overcharge status.

In the case that the VM pin voltage is equal to or higher than 0.35 V typ. and the battery voltage falls below  $V_{CU}$ , the S-82N1B Series releases the overcharge status.

When the discharge is started by connecting a load after the overcharge detection, the VM pin voltage rises by the  $V_f$  voltage of the internal parasitic diode than the VSS pin voltage, because the discharge current flows through the parasitic diode in the charge control FET. If this VM pin voltage is equal to or higher than 0.35 V typ., the S-82N1B Series releases the overcharge status when the battery voltage is equal to or lower than  $V_{CU}$ .

- Caution 1. If the battery is charged to a voltage higher than  $V_{\text{CU}}$  and the battery voltage does not fall below  $V_{\text{CU}}$  even when a heavy load is connected, discharge overcurrent detection and load short-circuiting detection do not function until the battery voltage falls below  $V_{\text{CU}}$ . Since an actual battery has an internal impedance of tens of  $m\Omega$ , the battery voltage drops immediately after a heavy load that causes overcurrent is connected, and discharge overcurrent detection and load short-circuiting detection function.
  - 2. When a charger is connected after overcharge detection, the overcharge status is not released even if the battery voltage is below V<sub>CL</sub>. The overcharge status is released when the discharge current flows and the VM pin voltage goes over 0.35 V typ. by removing the charger.

#### 3. Overdischarge status

When the battery voltage falls below  $V_{DL}$  during discharging in the normal status and the condition continues for the overdischarge detection delay time ( $t_{DL}$ ) or longer, the S-82N1B Series turns the discharge control FET off to stop discharging. This status is called the overdischarge status.

Under the overdischarge status, VDD pin and VM pin are shorted by  $R_{VMD}$  in the S-82N1B Series. The VM pin voltage is pulled up by  $R_{VMD}$ .

When connecting a charger in the overdischarge status, the battery voltage reaches  $V_{DL}$  or higher and the S-82N1B Series releases the overdischarge status if the VM pin voltage is below 0 V typ.

The battery voltage reaches the overdischarge release voltage ( $V_{DU}$ ) or higher and the S-82N1B Series releases the overdischarge status if the VM pin voltage is not below 0 V typ.

R<sub>VMS</sub> is not connected in the overdischarge status.

Under the overdischarge status, when the VM pin voltage is 0.7 V typ. or higher, the power-down function works and the current consumption is reduced to the current consumption during power-down ( $I_{PDN}$ ). By connecting a battery charger, the power-down function is released when the VM pin voltage is 0.7 V typ. or lower.

- When a battery is not connected to a charger and the VM pin voltage ≥ 0.7 V typ., the S-82N1B Series maintains the overdischarge status even when the battery voltage reaches V<sub>DU</sub> or higher.
- When a battery is connected to a charger and 0.7 V typ. > the VM pin voltage > 0 V typ., the battery voltage reaches V<sub>DU</sub> or higher and the S-82N1B Series releases the overdischarge status.
- When a battery is connected to a charger and 0 V typ. ≥ the VM pin voltage, the battery voltage reaches V<sub>DL</sub> or higher and the S-82N1B Series releases the overdischarge status.

### BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK Rev.1.2 00 S-82N1B Series

## 4. Discharge overcurrent status (discharge overcurrent, load short-circuiting)

When a battery in the normal status is in the status where the VM pin voltage is equal to or higher than  $V_{DIOV}$  because the discharge current is equal to or higher than the specified value and the status continues for the discharge overcurrent detection delay time ( $t_{DIOV}$ ) or longer, the discharge control FET is turned off and discharging is stopped. This status is called the discharge overcurrent status.

## 4. 1 Release condition of discharge overcurrent status "load disconnection" and release voltage of discharge overcurrent status "V<sub>DIOV</sub>"

Under the discharge overcurrent status, VM pin and VSS pin are shorted by  $R_{VMS}$  in the S-82N1B Series. However, the VM pin voltage is the VDD pin voltage due to the load as long as the load is connected. When the load is disconnected, the VM pin voltage returns to the VSS pin voltage.

When the VM pin voltage returns to  $V_{DIOV}$  or lower, the S-82N1B Series releases the discharge overcurrent status.  $R_{VMD1}$  and  $R_{VMD2}$  are not connected in the discharge overcurrent status.

## 4. 2 Release condition of discharge overcurrent status "load disconnection" and release voltage of discharge overcurrent status "V<sub>RIOV</sub>"

Under the discharge overcurrent status, VM pin and VSS pin are shorted by  $R_{VMS}$  in the S-82N1B Series. However, the VM pin voltage is the VDD pin voltage due to the load as long as the load is connected. When the load is disconnected, the VM pin voltage returns to the VSS pin voltage.

When the VM pin voltage returns to  $V_{RIOV}$  or lower, the S-82N1B Series releases the discharge overcurrent status.  $R_{VMD1}$  and  $R_{VMD2}$  are not connected in the discharge overcurrent status.

#### 4. 3 Release condition of discharge overcurrent status "charger connection"

Under the discharge overcurrent status, VDD pin and VM pin are shorted by RVMD in the S-82N1B Series.

When a battery is connected to a charger and the VM pin voltage returns to  $V_{DIOV}$  or lower, the S-82N1B Series releases the discharge overcurrent status.

 $R_{\text{VMD1}}$  and  $R_{\text{VMD2}}$  are not connected in the discharge overcurrent status.

#### 5. Charge overcurrent status

When a battery in the normal status is in the status where the VM pin voltage is equal to or lower than  $V_{\text{CIOV}}$  because the charge current is equal to or higher than the specified value and the status continues for the charge overcurrent detection delay time ( $t_{\text{CIOV}}$ ) or longer, the charge control FET is turned off and charging is stopped. This status is called the charge overcurrent status.

The S-82N1B Series releases the charge overcurrent status when the discharge current flows and the VM pin voltage is 0.35 V typ. or higher by removing the charger.

The charge overcurrent detection does not function in the overdischarge status.

## BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2 00

#### 6. Power-saving function

#### 6. 1 PS pin control logic active "H"

When a battery in the normal status is in the status where the PS pin voltage is equal to or higher than PS pin voltage "H" (V<sub>PSH</sub>) and the status continues for the power-saving delay time (t<sub>PS</sub>) or longer, the discharge control FET is turned off, and discharging is stopped. This status is called the discharge inhibition status.

Under the discharge inhibition status, VDD pin and VM pin are shorted by  $R_{VMD2}$  in the S-82N1B Series, and VM pin is pulled up by  $R_{VMD2}$ .

When the PS pin voltage becomes  $V_{PSH}$  or higher and the voltage continues for the overdischarge detection delay time ( $t_{DL}$ ) or longer, the power-saving function works under the condition the VM pin voltage is 0.7 V typ. or higher. Then, VDD pin and VM pin are shorted by  $R_{VMD}$  and the current consumption is reduced to the current consumption during power-saving ( $I_{PS}$ ).

#### 6. 2 PS pin control logic active "L"

When a battery in the normal status is in the status where the PS pin voltage is equal to or lower than PS pin voltage "L" (V<sub>PSL</sub>) and the status continues for the power-saving delay time (t<sub>PS</sub>) or longer, the discharge control FET is turned off, and discharging is stopped. This status is called the discharge inhibition status.

Under the discharge inhibition status, VDD pin and VM pin are shorted by  $R_{VMD2}$  in the S-82N1B Series, and VM pin is pulled up by  $R_{VMD2}$ .

When the PS pin voltage becomes  $V_{PSL}$  or lower and the voltage continues for the overdischarge detection delay time ( $t_{DL}$ ) or longer, the power-saving function works under the condition the VM pin voltage is 0.7 V typ. or higher. Then, VDD pin and VM pin are shorted by  $R_{VMD}$  and the current consumption is reduced to the current consumption during power-saving ( $I_{PS}$ ).

When the PS pin is active and the condition continues for  $t_{DL}$  or longer, the power-saving function works and it continues working even if the PS pin is made inactive.

 $R_{VMS}$  and  $R_{VMD2}$  are not connected when the power-saving function works.

By connecting a battery charger, the power-saving function is released when the VM pin voltage is 0.7 V typ. or lower.

**Remark**  $t_{PS} < t_{DL}$  should be satisfied.

#### 7. 0 V battery charge enabled

This function is used to recharge a connected battery whose voltage is 0 V due to self-discharge. When the 0 V battery charge starting charger voltage (V<sub>OCHA</sub>) or a higher voltage is applied between the EB+ and EB- pins by connecting a charger, the charge control FET gate is fixed to the VDD pin voltage.

When the voltage between the gate and source of the charge control FET becomes equal to or higher than the threshold voltage due to the charger voltage, the charge control FET is turned on to start charging. At this time, the discharge control FET is off and the charging current flows through the internal parasitic diode in the discharge control FET. When the battery voltage becomes equal to or higher than  $V_{DL}$ , the S-82N1B Series returns to the normal status.

- Caution 1. Some battery providers do not recommend charging for a completely self-discharged lithium-ion rechargeable battery. It depends on the characteristics of the lithium-ion rechargeable battery to be used; therefore, please ask the battery provider to determine whether to enable or inhibit the 0 V battery charge.
  - 2. The 0 V battery charge has higher priority than the charge overcurrent detection function. Consequently, a product in which use of the 0 V battery charge is enabled charges a battery forcibly and the charge overcurrent cannot be detected when the battery voltage is lower than V<sub>DL</sub>.

#### 0 V battery charge inhibited

This function inhibits charging when a battery that is internally short-circuited (0 V battery) is connected. When the battery voltage is the 0 V battery charge inhibition battery voltage ( $V_{OINH}$ ) or lower, the charge control FET gate is fixed to the EB– pin voltage to inhibit charging. When the battery voltage is  $V_{OINH}$  or higher, charging can be performed.

Caution Some battery providers do not recommend charging for a completely self-discharged lithium-ion rechargeable battery. It depends on the characteristics of the lithium-ion rechargeable battery to be used; therefore, please ask the battery provider to determine whether to enable or inhibit the 0 V battery charge.

#### 9. Delay circuit

The detection delay times are determined by dividing a clock of approximately 4 kHz by the counter.

Remark t<sub>DIOV</sub> and t<sub>SHORT</sub> start when V<sub>DIOV</sub> is detected. When V<sub>SHORT</sub> is detected after t<sub>SHORT</sub> or more has passed since the V<sub>DIOV</sub> was detected, the S-82N1B Series turns the discharge control FET off within t<sub>SHORT</sub> of each detection





Figure 8

### **■** Timing Charts

#### 1. Overcharge detection, overdischarge detection



\*1. (1): Normal status


(2): Overcharge status

(3): Overdischarge status

Figure 9

#### 2. Discharge overcurrent detection

#### 2. 1 Release condition of discharge overcurrent status "Load disconnection"




\*1. (1): Normal status

(2): Discharge overcurrent status

Figure 10

#### 2. 2 Release condition of discharge overcurrent status "Charger connection"




\*1. (1): Normal status

(2): Discharge overcurrent status

Figure 11


### 3. Charge overcurrent detection



- \*1. (1): Normal status
  - (2): Charge overcurrent status
  - (3): Overdischarge status


Figure 12

### 4. Power-saving function



- \*1. (1): Normal status
  - (2): Discharge inhibition status
  - (3): Working of power-saving function

### ■ Battery Protection IC Connection Example



**Table 12 Constants for External Components** 

Symbol	Part	Purpose	Min.	Тур.	Max.	Remark
FET1	Nch MOS FET	Discharge control	_	-	_	Threshold voltage ≤ Overdischarge detection voltage*1
FET2	Nch MOS FET	Charge control	_	_	_	Threshold voltage ≤ Overdischarge detection voltage*1
R1	Resistor	ESD protection, For power fluctuation	270 Ω	330 Ω	1 kΩ*²	-
C1	Capacitor	For power fluctuation	0.1 μF	0.1 μF	1.0 μF	-
R2	Resistor	ESD protection, Protection for reverse connection of a charger	300 Ω	470 Ω	750 Ω	_
R3	Resistor	PS pin input protection	_	1 kΩ	_	_

<sup>\*1.</sup> If a FET with a threshold voltage equal to or higher than the overdischarge detection voltage is used, discharging may be stopped before overdischarge is detected.

#### Caution 1. The constants may be changed without notice.

2. It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constants.

<sup>\*2.</sup> Accuracy of overcharge detection voltage is guaranteed by R1 = 330  $\Omega$ . Connecting resistors with other values will worsen the accuracy.


## BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2\_00

#### ■ Precautions


- The application conditions for the input voltage, output voltage, and load current should not exceed the power dissipation.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any and all disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

### ■ Characteristics (Typical Data)


### 1. Current consumption




1. 2 I<sub>PDN</sub> vs. Ta



1. 3 I<sub>PS</sub> vs. Ta




1. 4 IOPE VS. VDD




## BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2\_00

#### 2. Detection voltage


### 2. 1 V<sub>CU</sub> vs. Ta




#### 2. 2 V<sub>CL</sub> vs. Ta




2. 3 V<sub>DL</sub> vs. Ta




2. 4 V<sub>DU</sub> vs. Ta




2. 5 VDIOV VS. VDD




2. 6 VDIOV vs. Ta



2. 7 VSHORT VS. VDD




2. 8 V<sub>SHORT</sub> vs. Ta




## BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK Rev.1.2\_00 S-82N1B Series

2. 9 Vciov vs. VDD




2. 10 Vciov vs. Ta




### 3. Delay time


3. 1 t<sub>CU</sub> vs. Ta




3. 2 t<sub>DL</sub> vs. Ta




3. 3 tolov vs. VDD




3. 4 t<sub>DIOV</sub> vs. Ta




3. 5 t<sub>SHORT</sub> vs. V<sub>DD</sub>





3. 6 t<sub>SHORT</sub> vs. Ta




# BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2\_00











# BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK Rev.1.2\_00 S-82N1B Series

### 4. Output resistance


### 4. 1 Rcon vs. Vco




4. 2 Rcol vs. Vco



4. 3 RDOH VS. VDO



4.4 RDOL VS. VDO




# BATTERY PROTECTION IC WITH POWER-SAVING FUNCTION FOR 1-CELL PACK S-82N1B Series Rev.1.2\_00

## ■ Marking Specifications

### 1. SNT-6A

Top view



(1) to (3): Product code (Refer to **Product name vs. Product code**)

(4) to (6): Lot number


#### Product name vs. Product code

Due de et Nome	Product Code			
Product Name	(1)	(2)	(3)	
S-82N1BAA-I6T1U7	8	М	S	
S-82N1BAB-I6T1U7	8	М	Т	
S-82N1BAC-I6T1U7	8	М	U	

32 ABLIC Inc.

### **■** Power Dissipation

#### SNT-6A



 Board
 Power Dissipation (PD)

 A
 0.45 W

 B
 0.57 W

 C


 D

 E

## **SNT-6A** Test Board


### (1) Board A






Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		2	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070	
	2	-	
	3	-	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	


## (2) Board B



Item		Specification	
Size [mm]		114.3 x 76.2 x t1.6	
Material		FR-4	
Number of copper foil layer		4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070	
	2	74.2 x 74.2 x t0.035	
	3	74.2 x 74.2 x t0.035	
	4	74.2 x 74.2 x t0.070	
Thermal via		-	


No. SNT6A-A-Board-SD-1.0






## No. PG006-A-P-SD-2.1


TITLE	SNT-6A-A-PKG Dimensions	
No.	PG006-A-P-SD-2.1	
ANGLE	<b>\$</b> =3	
UNIT	mm	
ABLIC Inc.		






## No. PG006-A-C-SD-2.0

TITLE	SNT-6A-A-Carrier Tape		
No.	PG006-A-C-SD-2.0		
ANGLE			
UNIT	mm		
ABLIC Inc.			



## No. PG006-A-R-SD-2.0

TITLE	SNT-6A-A-Reel		
No.	PG00	PG006-A-R-SD-2.0	
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			



- %1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。 %2. パッケージ中央にランドパターンを広げないでください (1.30 mm ~ 1.40 mm)。
- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
  - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
  - 3. マスク開口サイズと開口位置はランドパターンと合わせてください。
  - 4. 詳細は "SNTパッケージ活用の手引き"を参照してください。
- ※1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
- ※2. Do not widen the land pattern to the center of the package (1.30 mm ~ 1.40 mm).
- Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.
  - 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
  - 3. Match the mask aperture size and aperture position with the land pattern.
  - 4. Refer to "SNT Package User's Guide" for details.
- ※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。
- ※2. 请勿向封装中间扩展焊盘模式 (1.30 mm~1.40 mm)。
- 注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。
  - 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在 0.03 mm 以下。
  - 3. 钢网的开口尺寸和开口位置请与焊盘模式对齐。
  - 4. 详细内容请参阅 "SNT 封装的应用指南"。

No. PG006-A-L-SD-4.1

TITLE	SNT-6A-A -Land Recommendation	
No.	PG006-A-L-SD-4.1	
ANGLE		
UNIT	mm	
ABLIC Inc.		

### **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
- 4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
- 5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
  - ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
- 9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
- 14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
- 15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

